Revision fdabc366 target-ppc/op_helper.c
b/target-ppc/op_helper.c | ||
---|---|---|
29 | 29 |
#include "op_helper_mem.h" |
30 | 30 |
#endif |
31 | 31 |
|
32 |
//#define DEBUG_OP |
|
33 |
//#define DEBUG_EXCEPTIONS |
|
34 |
//#define FLUSH_ALL_TLBS |
|
35 |
|
|
36 |
#define Ts0 (long)((target_long)T0) |
|
37 |
#define Ts1 (long)((target_long)T1) |
|
38 |
#define Ts2 (long)((target_long)T2) |
|
39 |
|
|
32 | 40 |
/*****************************************************************************/ |
33 | 41 |
/* Exceptions processing helpers */ |
34 | 42 |
void cpu_loop_exit(void) |
... | ... | |
60 | 68 |
} |
61 | 69 |
|
62 | 70 |
/*****************************************************************************/ |
63 |
/* Helpers for "fat" micro operations */ |
|
71 |
/* Fixed point operations helpers */ |
|
72 |
void do_addo (void) |
|
73 |
{ |
|
74 |
T2 = T0; |
|
75 |
T0 += T1; |
|
76 |
if (likely(!((T2 ^ T1 ^ (-1)) & (T2 ^ T0) & (1 << 31)))) { |
|
77 |
xer_ov = 0; |
|
78 |
} else { |
|
79 |
xer_so = 1; |
|
80 |
xer_ov = 1; |
|
81 |
} |
|
82 |
} |
|
83 |
|
|
84 |
void do_addco (void) |
|
85 |
{ |
|
86 |
T2 = T0; |
|
87 |
T0 += T1; |
|
88 |
if (likely(T0 >= T2)) { |
|
89 |
xer_ca = 0; |
|
90 |
} else { |
|
91 |
xer_ca = 1; |
|
92 |
} |
|
93 |
if (likely(!((T2 ^ T1 ^ (-1)) & (T2 ^ T0) & (1 << 31)))) { |
|
94 |
xer_ov = 0; |
|
95 |
} else { |
|
96 |
xer_so = 1; |
|
97 |
xer_ov = 1; |
|
98 |
} |
|
99 |
} |
|
100 |
|
|
101 |
void do_adde (void) |
|
102 |
{ |
|
103 |
T2 = T0; |
|
104 |
T0 += T1 + xer_ca; |
|
105 |
if (likely(!(T0 < T2 || (xer_ca == 1 && T0 == T2)))) { |
|
106 |
xer_ca = 0; |
|
107 |
} else { |
|
108 |
xer_ca = 1; |
|
109 |
} |
|
110 |
} |
|
111 |
|
|
112 |
void do_addeo (void) |
|
113 |
{ |
|
114 |
T2 = T0; |
|
115 |
T0 += T1 + xer_ca; |
|
116 |
if (likely(!(T0 < T2 || (xer_ca == 1 && T0 == T2)))) { |
|
117 |
xer_ca = 0; |
|
118 |
} else { |
|
119 |
xer_ca = 1; |
|
120 |
} |
|
121 |
if (likely(!((T2 ^ T1 ^ (-1)) & (T2 ^ T0) & (1 << 31)))) { |
|
122 |
xer_ov = 0; |
|
123 |
} else { |
|
124 |
xer_so = 1; |
|
125 |
xer_ov = 1; |
|
126 |
} |
|
127 |
} |
|
128 |
|
|
129 |
void do_addmeo (void) |
|
130 |
{ |
|
131 |
T1 = T0; |
|
132 |
T0 += xer_ca + (-1); |
|
133 |
if (likely(!(T1 & (T1 ^ T0) & (1 << 31)))) { |
|
134 |
xer_ov = 0; |
|
135 |
} else { |
|
136 |
xer_so = 1; |
|
137 |
xer_ov = 1; |
|
138 |
} |
|
139 |
if (likely(T1 != 0)) |
|
140 |
xer_ca = 1; |
|
141 |
} |
|
142 |
|
|
143 |
void do_addzeo (void) |
|
144 |
{ |
|
145 |
T1 = T0; |
|
146 |
T0 += xer_ca; |
|
147 |
if (likely(!((T1 ^ (-1)) & (T1 ^ T0) & (1 << 31)))) { |
|
148 |
xer_ov = 0; |
|
149 |
} else { |
|
150 |
xer_so = 1; |
|
151 |
xer_ov = 1; |
|
152 |
} |
|
153 |
if (likely(T0 >= T1)) { |
|
154 |
xer_ca = 0; |
|
155 |
} else { |
|
156 |
xer_ca = 1; |
|
157 |
} |
|
158 |
} |
|
159 |
|
|
160 |
void do_divwo (void) |
|
161 |
{ |
|
162 |
if (likely(!((Ts0 == INT32_MIN && Ts1 == -1) || Ts1 == 0))) { |
|
163 |
xer_ov = 0; |
|
164 |
T0 = (Ts0 / Ts1); |
|
165 |
} else { |
|
166 |
xer_so = 1; |
|
167 |
xer_ov = 1; |
|
168 |
T0 = (-1) * ((uint32_t)T0 >> 31); |
|
169 |
} |
|
170 |
} |
|
171 |
|
|
172 |
void do_divwuo (void) |
|
173 |
{ |
|
174 |
if (likely((uint32_t)T1 != 0)) { |
|
175 |
xer_ov = 0; |
|
176 |
T0 = (uint32_t)T0 / (uint32_t)T1; |
|
177 |
} else { |
|
178 |
xer_so = 1; |
|
179 |
xer_ov = 1; |
|
180 |
T0 = 0; |
|
181 |
} |
|
182 |
} |
|
183 |
|
|
184 |
void do_mullwo (void) |
|
185 |
{ |
|
186 |
int64_t res = (int64_t)Ts0 * (int64_t)Ts1; |
|
187 |
|
|
188 |
if (likely((int32_t)res == res)) { |
|
189 |
xer_ov = 0; |
|
190 |
} else { |
|
191 |
xer_ov = 1; |
|
192 |
xer_so = 1; |
|
193 |
} |
|
194 |
T0 = (int32_t)res; |
|
195 |
} |
|
196 |
|
|
197 |
void do_nego (void) |
|
198 |
{ |
|
199 |
if (likely(T0 != INT32_MIN)) { |
|
200 |
xer_ov = 0; |
|
201 |
T0 = -Ts0; |
|
202 |
} else { |
|
203 |
xer_ov = 1; |
|
204 |
xer_so = 1; |
|
205 |
} |
|
206 |
} |
|
207 |
|
|
208 |
void do_subfo (void) |
|
209 |
{ |
|
210 |
T2 = T0; |
|
211 |
T0 = T1 - T0; |
|
212 |
if (likely(!(((~T2) ^ T1 ^ (-1)) & ((~T2) ^ T0) & (1 << 31)))) { |
|
213 |
xer_ov = 0; |
|
214 |
} else { |
|
215 |
xer_so = 1; |
|
216 |
xer_ov = 1; |
|
217 |
} |
|
218 |
RETURN(); |
|
219 |
} |
|
220 |
|
|
221 |
void do_subfco (void) |
|
222 |
{ |
|
223 |
T2 = T0; |
|
224 |
T0 = T1 - T0; |
|
225 |
if (likely(T0 > T1)) { |
|
226 |
xer_ca = 0; |
|
227 |
} else { |
|
228 |
xer_ca = 1; |
|
229 |
} |
|
230 |
if (likely(!(((~T2) ^ T1 ^ (-1)) & ((~T2) ^ T0) & (1 << 31)))) { |
|
231 |
xer_ov = 0; |
|
232 |
} else { |
|
233 |
xer_so = 1; |
|
234 |
xer_ov = 1; |
|
235 |
} |
|
236 |
} |
|
237 |
|
|
238 |
void do_subfe (void) |
|
239 |
{ |
|
240 |
T0 = T1 + ~T0 + xer_ca; |
|
241 |
if (likely(T0 >= T1 && (xer_ca == 0 || T0 != T1))) { |
|
242 |
xer_ca = 0; |
|
243 |
} else { |
|
244 |
xer_ca = 1; |
|
245 |
} |
|
246 |
} |
|
247 |
|
|
248 |
void do_subfeo (void) |
|
249 |
{ |
|
250 |
T2 = T0; |
|
251 |
T0 = T1 + ~T0 + xer_ca; |
|
252 |
if (likely(!((~T2 ^ T1 ^ (-1)) & (~T2 ^ T0) & (1 << 31)))) { |
|
253 |
xer_ov = 0; |
|
254 |
} else { |
|
255 |
xer_so = 1; |
|
256 |
xer_ov = 1; |
|
257 |
} |
|
258 |
if (likely(T0 >= T1 && (xer_ca == 0 || T0 != T1))) { |
|
259 |
xer_ca = 0; |
|
260 |
} else { |
|
261 |
xer_ca = 1; |
|
262 |
} |
|
263 |
} |
|
264 |
|
|
265 |
void do_subfmeo (void) |
|
266 |
{ |
|
267 |
T1 = T0; |
|
268 |
T0 = ~T0 + xer_ca - 1; |
|
269 |
if (likely(!(~T1 & (~T1 ^ T0) & (1 << 31)))) { |
|
270 |
xer_ov = 0; |
|
271 |
} else { |
|
272 |
xer_so = 1; |
|
273 |
xer_ov = 1; |
|
274 |
} |
|
275 |
if (likely(T1 != -1)) |
|
276 |
xer_ca = 1; |
|
277 |
} |
|
278 |
|
|
279 |
void do_subfzeo (void) |
|
280 |
{ |
|
281 |
T1 = T0; |
|
282 |
T0 = ~T0 + xer_ca; |
|
283 |
if (likely(!((~T1 ^ (-1)) & ((~T1) ^ T0) & (1 << 31)))) { |
|
284 |
xer_ov = 0; |
|
285 |
} else { |
|
286 |
xer_ov = 1; |
|
287 |
xer_so = 1; |
|
288 |
} |
|
289 |
if (likely(T0 >= ~T1)) { |
|
290 |
xer_ca = 0; |
|
291 |
} else { |
|
292 |
xer_ca = 1; |
|
293 |
} |
|
294 |
} |
|
295 |
|
|
64 | 296 |
/* shift right arithmetic helper */ |
65 | 297 |
void do_sraw (void) |
66 | 298 |
{ |
67 | 299 |
int32_t ret; |
68 | 300 |
|
301 |
if (likely(!(T1 & 0x20UL))) { |
|
302 |
if (likely(T1 != 0)) { |
|
303 |
ret = (int32_t)T0 >> (T1 & 0x1fUL); |
|
304 |
if (likely(ret >= 0 || ((int32_t)T0 & ((1 << T1) - 1)) == 0)) { |
|
69 | 305 |
xer_ca = 0; |
70 |
if (T1 & 0x20) { |
|
71 |
ret = (-1) * (T0 >> 31); |
|
72 |
if (ret < 0 && (T0 & ~0x80000000) != 0) |
|
306 |
} else { |
|
73 | 307 |
xer_ca = 1; |
74 |
#if 1 // TRY
|
|
75 |
} else if (T1 == 0) {
|
|
308 |
}
|
|
309 |
} else {
|
|
76 | 310 |
ret = T0; |
77 |
#endif |
|
311 |
xer_ca = 0; |
|
312 |
} |
|
313 |
} else { |
|
314 |
ret = (-1) * ((uint32_t)T0 >> 31); |
|
315 |
if (likely(ret >= 0 || ((uint32_t)T0 & ~0x80000000UL) == 0)) { |
|
316 |
xer_ca = 0; |
|
78 | 317 |
} else { |
79 |
ret = (int32_t)T0 >> (T1 & 0x1f); |
|
80 |
if (ret < 0 && ((int32_t)T0 & ((1 << T1) - 1)) != 0) |
|
81 | 318 |
xer_ca = 1; |
82 | 319 |
} |
320 |
} |
|
83 | 321 |
T0 = ret; |
84 | 322 |
} |
85 | 323 |
|
324 |
/*****************************************************************************/ |
|
86 | 325 |
/* Floating point operations helpers */ |
87 | 326 |
void do_fctiw (void) |
88 | 327 |
{ |
... | ... | |
116 | 355 |
|
117 | 356 |
void do_fnmadd (void) |
118 | 357 |
{ |
119 |
FT0 = (FT0 * FT1) + FT2; |
|
120 |
if (!isnan(FT0)) |
|
121 |
FT0 = -FT0; |
|
358 |
FT0 = float64_mul(FT0, FT1, &env->fp_status); |
|
359 |
FT0 = float64_add(FT0, FT2, &env->fp_status); |
|
360 |
if (likely(!isnan(FT0))) |
|
361 |
FT0 = float64_chs(FT0); |
|
122 | 362 |
} |
123 | 363 |
|
124 | 364 |
void do_fnmsub (void) |
125 | 365 |
{ |
126 |
FT0 = (FT0 * FT1) - FT2; |
|
127 |
if (!isnan(FT0)) |
|
128 |
FT0 = -FT0; |
|
129 |
} |
|
130 |
|
|
131 |
void do_fdiv (void) |
|
132 |
{ |
|
133 |
if (FT0 == -0.0 && FT1 == -0.0) |
|
134 |
FT0 = 0.0 / 0.0; |
|
135 |
else |
|
136 |
FT0 /= FT1; |
|
366 |
FT0 = float64_mul(FT0, FT1, &env->fp_status); |
|
367 |
FT0 = float64_sub(FT0, FT2, &env->fp_status); |
|
368 |
if (likely(!isnan(FT0))) |
|
369 |
FT0 = float64_chs(FT0); |
|
137 | 370 |
} |
138 | 371 |
|
139 | 372 |
void do_fsqrt (void) |
140 | 373 |
{ |
141 |
FT0 = sqrt(FT0);
|
|
374 |
FT0 = float64_sqrt(FT0, &env->fp_status);
|
|
142 | 375 |
} |
143 | 376 |
|
144 | 377 |
void do_fres (void) |
... | ... | |
148 | 381 |
uint64_t i; |
149 | 382 |
} p; |
150 | 383 |
|
151 |
if (isnormal(FT0)) {
|
|
384 |
if (likely(isnormal(FT0))) {
|
|
152 | 385 |
FT0 = (float)(1.0 / FT0); |
153 | 386 |
} else { |
154 | 387 |
p.d = FT0; |
... | ... | |
174 | 407 |
uint64_t i; |
175 | 408 |
} p; |
176 | 409 |
|
177 |
if (isnormal(FT0) && FT0 > 0.0) { |
|
178 |
FT0 = (float)(1.0 / sqrt(FT0)); |
|
410 |
if (likely(isnormal(FT0) && FT0 > 0.0)) { |
|
411 |
FT0 = float64_sqrt(FT0, &env->fp_status); |
|
412 |
FT0 = float32_div(1.0, FT0, &env->fp_status); |
|
179 | 413 |
} else { |
180 | 414 |
p.d = FT0; |
181 | 415 |
if (p.i == 0x8000000000000000ULL) { |
... | ... | |
204 | 438 |
|
205 | 439 |
void do_fcmpu (void) |
206 | 440 |
{ |
207 |
if (isnan(FT0) || isnan(FT1)) { |
|
208 |
T0 = 0x01; |
|
441 |
if (likely(!isnan(FT0) && !isnan(FT1))) { |
|
442 |
if (float64_lt(FT0, FT1, &env->fp_status)) { |
|
443 |
T0 = 0x08UL; |
|
444 |
} else if (!float64_le(FT0, FT1, &env->fp_status)) { |
|
445 |
T0 = 0x04UL; |
|
446 |
} else { |
|
447 |
T0 = 0x02UL; |
|
448 |
} |
|
449 |
} else { |
|
450 |
T0 = 0x01UL; |
|
209 | 451 |
env->fpscr[4] |= 0x1; |
210 | 452 |
env->fpscr[6] |= 0x1; |
211 |
} else if (FT0 < FT1) { |
|
212 |
T0 = 0x08; |
|
213 |
} else if (FT0 > FT1) { |
|
214 |
T0 = 0x04; |
|
215 |
} else { |
|
216 |
T0 = 0x02; |
|
217 | 453 |
} |
218 | 454 |
env->fpscr[3] = T0; |
219 | 455 |
} |
... | ... | |
221 | 457 |
void do_fcmpo (void) |
222 | 458 |
{ |
223 | 459 |
env->fpscr[4] &= ~0x1; |
224 |
if (isnan(FT0) || isnan(FT1)) { |
|
225 |
T0 = 0x01; |
|
460 |
if (likely(!isnan(FT0) && !isnan(FT1))) { |
|
461 |
if (float64_lt(FT0, FT1, &env->fp_status)) { |
|
462 |
T0 = 0x08UL; |
|
463 |
} else if (!float64_le(FT0, FT1, &env->fp_status)) { |
|
464 |
T0 = 0x04UL; |
|
465 |
} else { |
|
466 |
T0 = 0x02UL; |
|
467 |
} |
|
468 |
} else { |
|
469 |
T0 = 0x01UL; |
|
226 | 470 |
env->fpscr[4] |= 0x1; |
227 | 471 |
/* I don't know how to test "quiet" nan... */ |
228 | 472 |
if (0 /* || ! quiet_nan(...) */) { |
... | ... | |
232 | 476 |
} else { |
233 | 477 |
env->fpscr[4] |= 0x8; |
234 | 478 |
} |
235 |
} else if (FT0 < FT1) { |
|
236 |
T0 = 0x08; |
|
237 |
} else if (FT0 > FT1) { |
|
238 |
T0 = 0x04; |
|
239 |
} else { |
|
240 |
T0 = 0x02; |
|
241 | 479 |
} |
242 | 480 |
env->fpscr[3] = T0; |
243 | 481 |
} |
244 | 482 |
|
245 |
void do_fabs (void)
|
|
483 |
void do_rfi (void)
|
|
246 | 484 |
{ |
247 |
union { |
|
248 |
double d; |
|
249 |
uint64_t i; |
|
250 |
} p; |
|
251 |
|
|
252 |
p.d = FT0; |
|
253 |
p.i &= ~0x8000000000000000ULL; |
|
254 |
FT0 = p.d; |
|
485 |
env->nip = env->spr[SPR_SRR0] & ~0x00000003; |
|
486 |
T0 = env->spr[SPR_SRR1] & ~0xFFFF0000UL; |
|
487 |
do_store_msr(env, T0); |
|
488 |
#if defined (DEBUG_OP) |
|
489 |
dump_rfi(); |
|
490 |
#endif |
|
491 |
env->interrupt_request |= CPU_INTERRUPT_EXITTB; |
|
255 | 492 |
} |
256 | 493 |
|
257 |
void do_fnabs (void)
|
|
494 |
void do_tw (uint32_t cmp, int flags)
|
|
258 | 495 |
{ |
259 |
union { |
|
260 |
double d; |
|
261 |
uint64_t i; |
|
262 |
} p; |
|
263 |
|
|
264 |
p.d = FT0; |
|
265 |
p.i |= 0x8000000000000000ULL; |
|
266 |
FT0 = p.d; |
|
496 |
if (!likely(!((Ts0 < (int32_t)cmp && (flags & 0x10)) || |
|
497 |
(Ts0 > (int32_t)cmp && (flags & 0x08)) || |
|
498 |
(Ts0 == (int32_t)cmp && (flags & 0x04)) || |
|
499 |
(T0 < cmp && (flags & 0x02)) || |
|
500 |
(T0 > cmp && (flags & 0x01))))) |
|
501 |
do_raise_exception_err(EXCP_PROGRAM, EXCP_TRAP); |
|
267 | 502 |
} |
268 | 503 |
|
269 | 504 |
/* Instruction cache invalidation helper */ |
270 |
#define ICACHE_LINE_SIZE 32 |
|
271 |
|
|
272 |
void do_check_reservation (void) |
|
273 |
{ |
|
274 |
if ((env->reserve & ~0x03) == T0) |
|
275 |
env->reserve = -1; |
|
276 |
} |
|
277 |
|
|
278 | 505 |
void do_icbi (void) |
279 | 506 |
{ |
280 |
/* Invalidate one cache line */ |
|
507 |
uint32_t tmp; |
|
508 |
/* Invalidate one cache line : |
|
509 |
* PowerPC specification says this is to be treated like a load |
|
510 |
* (not a fetch) by the MMU. To be sure it will be so, |
|
511 |
* do the load "by hand". |
|
512 |
*/ |
|
513 |
#if defined(TARGET_PPC64) |
|
514 |
if (!msr_sf) |
|
515 |
T0 &= 0xFFFFFFFFULL; |
|
516 |
#endif |
|
517 |
tmp = ldl_kernel(T0); |
|
281 | 518 |
T0 &= ~(ICACHE_LINE_SIZE - 1); |
282 | 519 |
tb_invalidate_page_range(T0, T0 + ICACHE_LINE_SIZE); |
283 | 520 |
} |
284 | 521 |
|
522 |
/*****************************************************************************/ |
|
523 |
/* MMU related helpers */ |
|
285 | 524 |
/* TLB invalidation helpers */ |
286 | 525 |
void do_tlbia (void) |
287 | 526 |
{ |
... | ... | |
290 | 529 |
|
291 | 530 |
void do_tlbie (void) |
292 | 531 |
{ |
532 |
#if !defined(FLUSH_ALL_TLBS) |
|
293 | 533 |
tlb_flush_page(env, T0); |
534 |
#else |
|
535 |
do_tlbia(); |
|
536 |
#endif |
|
537 |
} |
|
538 |
|
|
539 |
/*****************************************************************************/ |
|
540 |
/* Softmmu support */ |
|
541 |
#if !defined (CONFIG_USER_ONLY) |
|
542 |
|
|
543 |
#define MMUSUFFIX _mmu |
|
544 |
#define GETPC() (__builtin_return_address(0)) |
|
545 |
|
|
546 |
#define SHIFT 0 |
|
547 |
#include "softmmu_template.h" |
|
548 |
|
|
549 |
#define SHIFT 1 |
|
550 |
#include "softmmu_template.h" |
|
551 |
|
|
552 |
#define SHIFT 2 |
|
553 |
#include "softmmu_template.h" |
|
554 |
|
|
555 |
#define SHIFT 3 |
|
556 |
#include "softmmu_template.h" |
|
557 |
|
|
558 |
/* try to fill the TLB and return an exception if error. If retaddr is |
|
559 |
NULL, it means that the function was called in C code (i.e. not |
|
560 |
from generated code or from helper.c) */ |
|
561 |
/* XXX: fix it to restore all registers */ |
|
562 |
void tlb_fill (target_ulong addr, int is_write, int is_user, void *retaddr) |
|
563 |
{ |
|
564 |
TranslationBlock *tb; |
|
565 |
CPUState *saved_env; |
|
566 |
target_phys_addr_t pc; |
|
567 |
int ret; |
|
568 |
|
|
569 |
/* XXX: hack to restore env in all cases, even if not called from |
|
570 |
generated code */ |
|
571 |
saved_env = env; |
|
572 |
env = cpu_single_env; |
|
573 |
ret = cpu_ppc_handle_mmu_fault(env, addr, is_write, is_user, 1); |
|
574 |
if (!likely(ret == 0)) { |
|
575 |
if (likely(retaddr)) { |
|
576 |
/* now we have a real cpu fault */ |
|
577 |
pc = (target_phys_addr_t)retaddr; |
|
578 |
tb = tb_find_pc(pc); |
|
579 |
if (likely(tb)) { |
|
580 |
/* the PC is inside the translated code. It means that we have |
|
581 |
a virtual CPU fault */ |
|
582 |
cpu_restore_state(tb, env, pc, NULL); |
|
583 |
} |
|
584 |
} |
|
585 |
do_raise_exception_err(env->exception_index, env->error_code); |
|
586 |
} |
|
587 |
env = saved_env; |
|
294 | 588 |
} |
589 |
#endif /* !CONFIG_USER_ONLY */ |
|
295 | 590 |
|
Also available in: Unified diff