Statistics
| Branch: | Revision:

root / tcg / arm @ feature-archipelago

Name Size
tcg-target.c 72.1 kB
tcg-target.h 3.4 kB

Latest revisions

# Date Author Comment
7a3a0097 02/17/2014 06:12 pm Huw Davies

tcg-arm: The shift count of op_rotl_i32 is in args2 not args1.

It's this that should be subtracted from 0x20 when converting to a right rotate.

Cc:
Signed-off-by: Huw Davies <>
Signed-off-by: Richard Henderson <>

41d9ea80 11/29/2013 08:45 pm Richard Henderson

tcg-arm: Use qemu_getauxval

Allow host detection on linux systems without glibc 2.16 or later.

Reviewed-by: Peter Maydell <>
Signed-off-by: Richard Henderson <>

a485cff0 10/13/2013 02:19 am Richard Henderson

tcg-arm: Tidy variable naming convention in qemu_ld/st

s/addr_reg2/addrhi/
s/addr_reg/addrlo/
s/data_reg2/datahi/
s/data_reg/datalo/

Signed-off-by: Richard Henderson <>

15ecf6e3 10/13/2013 02:19 am Richard Henderson

tcg-arm: Convert to new ldst opcodes

Signed-off-by: Richard Henderson <>

091d5677 10/13/2013 02:19 am Richard Henderson

tcg-arm: Improve GUEST_BASE qemu_ld/st

If we pull the code to emit the actual load/store into a subroutine,
we can share the reg+reg addressing mode code between softmmu and
usermode. This lets us load GUEST_BASE into a temporary register
rather than attempting to add it piece-wise to the address....

099fcf2e 10/13/2013 02:19 am Richard Henderson

tcg-arm: Use TCGMemOp within qemu_ldst routines

Signed-off-by: Richard Henderson <>

0315c51e 10/13/2013 02:19 am Richard Henderson

tcg-arm: Convert to le/be ldst helpers

Signed-off-by: Richard Henderson <>

f713d6ad 10/10/2013 11:19 pm Richard Henderson

tcg: Add qemu_ld_st_i32/64

Step two in the transition, adding the new ldst opcodes. Keep the old
opcodes around until all backends support the new opcodes.

Signed-off-by: Richard Henderson <>

9ecefc84 10/10/2013 09:44 pm Richard Henderson

tcg: Add tcg-be-ldst.h

Move TCGLabelQemuLdst and related stuff out of tcg.h.

Signed-off-by: Richard Henderson <>

ee06e230 10/01/2013 08:20 pm Richard Henderson

tcg-arm: Move the tlb addend load earlier

There are free scheduling slots between the sequence of
comparison instructions. This requires changing the
register in use to avoid conflict with those compares.

Signed-off-by: Richard Henderson <>

View revisions

Also available in: Atom