root / hw / pc.c @ 021f0674
History | View | Annotate | Download (44.2 kB)
1 |
/*
|
---|---|
2 |
* QEMU PC System Emulator
|
3 |
*
|
4 |
* Copyright (c) 2003-2004 Fabrice Bellard
|
5 |
*
|
6 |
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 |
* of this software and associated documentation files (the "Software"), to deal
|
8 |
* in the Software without restriction, including without limitation the rights
|
9 |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 |
* copies of the Software, and to permit persons to whom the Software is
|
11 |
* furnished to do so, subject to the following conditions:
|
12 |
*
|
13 |
* The above copyright notice and this permission notice shall be included in
|
14 |
* all copies or substantial portions of the Software.
|
15 |
*
|
16 |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 |
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 |
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 |
* THE SOFTWARE.
|
23 |
*/
|
24 |
#include "hw.h" |
25 |
#include "pc.h" |
26 |
#include "fdc.h" |
27 |
#include "pci.h" |
28 |
#include "block.h" |
29 |
#include "sysemu.h" |
30 |
#include "audio/audio.h" |
31 |
#include "net.h" |
32 |
#include "smbus.h" |
33 |
#include "boards.h" |
34 |
#include "monitor.h" |
35 |
#include "fw_cfg.h" |
36 |
#include "hpet_emul.h" |
37 |
#include "watchdog.h" |
38 |
#include "smbios.h" |
39 |
#include "ide.h" |
40 |
#include "loader.h" |
41 |
#include "elf.h" |
42 |
|
43 |
/* output Bochs bios info messages */
|
44 |
//#define DEBUG_BIOS
|
45 |
|
46 |
/* Show multiboot debug output */
|
47 |
//#define DEBUG_MULTIBOOT
|
48 |
|
49 |
#define BIOS_FILENAME "bios.bin" |
50 |
#define VGABIOS_FILENAME "vgabios.bin" |
51 |
#define VGABIOS_CIRRUS_FILENAME "vgabios-cirrus.bin" |
52 |
|
53 |
#define PC_MAX_BIOS_SIZE (4 * 1024 * 1024) |
54 |
|
55 |
/* Leave a chunk of memory at the top of RAM for the BIOS ACPI tables. */
|
56 |
#define ACPI_DATA_SIZE 0x10000 |
57 |
#define BIOS_CFG_IOPORT 0x510 |
58 |
#define FW_CFG_ACPI_TABLES (FW_CFG_ARCH_LOCAL + 0) |
59 |
#define FW_CFG_SMBIOS_ENTRIES (FW_CFG_ARCH_LOCAL + 1) |
60 |
#define FW_CFG_IRQ0_OVERRIDE (FW_CFG_ARCH_LOCAL + 2) |
61 |
|
62 |
#define MAX_IDE_BUS 2 |
63 |
|
64 |
static fdctrl_t *floppy_controller;
|
65 |
static RTCState *rtc_state;
|
66 |
static PITState *pit;
|
67 |
static PCII440FXState *i440fx_state;
|
68 |
|
69 |
typedef struct rom_reset_data { |
70 |
uint8_t *data; |
71 |
target_phys_addr_t addr; |
72 |
unsigned size;
|
73 |
} RomResetData; |
74 |
|
75 |
static void option_rom_reset(void *_rrd) |
76 |
{ |
77 |
RomResetData *rrd = _rrd; |
78 |
|
79 |
cpu_physical_memory_write_rom(rrd->addr, rrd->data, rrd->size); |
80 |
} |
81 |
|
82 |
static void option_rom_setup_reset(target_phys_addr_t addr, unsigned size) |
83 |
{ |
84 |
RomResetData *rrd = qemu_malloc(sizeof *rrd);
|
85 |
|
86 |
rrd->data = qemu_malloc(size); |
87 |
cpu_physical_memory_read(addr, rrd->data, size); |
88 |
rrd->addr = addr; |
89 |
rrd->size = size; |
90 |
qemu_register_reset(option_rom_reset, rrd); |
91 |
} |
92 |
|
93 |
typedef struct isa_irq_state { |
94 |
qemu_irq *i8259; |
95 |
qemu_irq *ioapic; |
96 |
} IsaIrqState; |
97 |
|
98 |
static void isa_irq_handler(void *opaque, int n, int level) |
99 |
{ |
100 |
IsaIrqState *isa = (IsaIrqState *)opaque; |
101 |
|
102 |
if (n < 16) { |
103 |
qemu_set_irq(isa->i8259[n], level); |
104 |
} |
105 |
if (isa->ioapic)
|
106 |
qemu_set_irq(isa->ioapic[n], level); |
107 |
}; |
108 |
|
109 |
static void ioport80_write(void *opaque, uint32_t addr, uint32_t data) |
110 |
{ |
111 |
} |
112 |
|
113 |
/* MSDOS compatibility mode FPU exception support */
|
114 |
static qemu_irq ferr_irq;
|
115 |
/* XXX: add IGNNE support */
|
116 |
void cpu_set_ferr(CPUX86State *s)
|
117 |
{ |
118 |
qemu_irq_raise(ferr_irq); |
119 |
} |
120 |
|
121 |
static void ioportF0_write(void *opaque, uint32_t addr, uint32_t data) |
122 |
{ |
123 |
qemu_irq_lower(ferr_irq); |
124 |
} |
125 |
|
126 |
/* TSC handling */
|
127 |
uint64_t cpu_get_tsc(CPUX86State *env) |
128 |
{ |
129 |
return cpu_get_ticks();
|
130 |
} |
131 |
|
132 |
/* SMM support */
|
133 |
void cpu_smm_update(CPUState *env)
|
134 |
{ |
135 |
if (i440fx_state && env == first_cpu)
|
136 |
i440fx_set_smm(i440fx_state, (env->hflags >> HF_SMM_SHIFT) & 1);
|
137 |
} |
138 |
|
139 |
|
140 |
/* IRQ handling */
|
141 |
int cpu_get_pic_interrupt(CPUState *env)
|
142 |
{ |
143 |
int intno;
|
144 |
|
145 |
intno = apic_get_interrupt(env); |
146 |
if (intno >= 0) { |
147 |
/* set irq request if a PIC irq is still pending */
|
148 |
/* XXX: improve that */
|
149 |
pic_update_irq(isa_pic); |
150 |
return intno;
|
151 |
} |
152 |
/* read the irq from the PIC */
|
153 |
if (!apic_accept_pic_intr(env))
|
154 |
return -1; |
155 |
|
156 |
intno = pic_read_irq(isa_pic); |
157 |
return intno;
|
158 |
} |
159 |
|
160 |
static void pic_irq_request(void *opaque, int irq, int level) |
161 |
{ |
162 |
CPUState *env = first_cpu; |
163 |
|
164 |
if (env->apic_state) {
|
165 |
while (env) {
|
166 |
if (apic_accept_pic_intr(env))
|
167 |
apic_deliver_pic_intr(env, level); |
168 |
env = env->next_cpu; |
169 |
} |
170 |
} else {
|
171 |
if (level)
|
172 |
cpu_interrupt(env, CPU_INTERRUPT_HARD); |
173 |
else
|
174 |
cpu_reset_interrupt(env, CPU_INTERRUPT_HARD); |
175 |
} |
176 |
} |
177 |
|
178 |
/* PC cmos mappings */
|
179 |
|
180 |
#define REG_EQUIPMENT_BYTE 0x14 |
181 |
|
182 |
static int cmos_get_fd_drive_type(int fd0) |
183 |
{ |
184 |
int val;
|
185 |
|
186 |
switch (fd0) {
|
187 |
case 0: |
188 |
/* 1.44 Mb 3"5 drive */
|
189 |
val = 4;
|
190 |
break;
|
191 |
case 1: |
192 |
/* 2.88 Mb 3"5 drive */
|
193 |
val = 5;
|
194 |
break;
|
195 |
case 2: |
196 |
/* 1.2 Mb 5"5 drive */
|
197 |
val = 2;
|
198 |
break;
|
199 |
default:
|
200 |
val = 0;
|
201 |
break;
|
202 |
} |
203 |
return val;
|
204 |
} |
205 |
|
206 |
static void cmos_init_hd(int type_ofs, int info_ofs, BlockDriverState *hd) |
207 |
{ |
208 |
RTCState *s = rtc_state; |
209 |
int cylinders, heads, sectors;
|
210 |
bdrv_get_geometry_hint(hd, &cylinders, &heads, §ors); |
211 |
rtc_set_memory(s, type_ofs, 47);
|
212 |
rtc_set_memory(s, info_ofs, cylinders); |
213 |
rtc_set_memory(s, info_ofs + 1, cylinders >> 8); |
214 |
rtc_set_memory(s, info_ofs + 2, heads);
|
215 |
rtc_set_memory(s, info_ofs + 3, 0xff); |
216 |
rtc_set_memory(s, info_ofs + 4, 0xff); |
217 |
rtc_set_memory(s, info_ofs + 5, 0xc0 | ((heads > 8) << 3)); |
218 |
rtc_set_memory(s, info_ofs + 6, cylinders);
|
219 |
rtc_set_memory(s, info_ofs + 7, cylinders >> 8); |
220 |
rtc_set_memory(s, info_ofs + 8, sectors);
|
221 |
} |
222 |
|
223 |
/* convert boot_device letter to something recognizable by the bios */
|
224 |
static int boot_device2nibble(char boot_device) |
225 |
{ |
226 |
switch(boot_device) {
|
227 |
case 'a': |
228 |
case 'b': |
229 |
return 0x01; /* floppy boot */ |
230 |
case 'c': |
231 |
return 0x02; /* hard drive boot */ |
232 |
case 'd': |
233 |
return 0x03; /* CD-ROM boot */ |
234 |
case 'n': |
235 |
return 0x04; /* Network boot */ |
236 |
} |
237 |
return 0; |
238 |
} |
239 |
|
240 |
/* copy/pasted from cmos_init, should be made a general function
|
241 |
and used there as well */
|
242 |
static int pc_boot_set(void *opaque, const char *boot_device) |
243 |
{ |
244 |
Monitor *mon = cur_mon; |
245 |
#define PC_MAX_BOOT_DEVICES 3 |
246 |
RTCState *s = (RTCState *)opaque; |
247 |
int nbds, bds[3] = { 0, }; |
248 |
int i;
|
249 |
|
250 |
nbds = strlen(boot_device); |
251 |
if (nbds > PC_MAX_BOOT_DEVICES) {
|
252 |
monitor_printf(mon, "Too many boot devices for PC\n");
|
253 |
return(1); |
254 |
} |
255 |
for (i = 0; i < nbds; i++) { |
256 |
bds[i] = boot_device2nibble(boot_device[i]); |
257 |
if (bds[i] == 0) { |
258 |
monitor_printf(mon, "Invalid boot device for PC: '%c'\n",
|
259 |
boot_device[i]); |
260 |
return(1); |
261 |
} |
262 |
} |
263 |
rtc_set_memory(s, 0x3d, (bds[1] << 4) | bds[0]); |
264 |
rtc_set_memory(s, 0x38, (bds[2] << 4)); |
265 |
return(0); |
266 |
} |
267 |
|
268 |
/* hd_table must contain 4 block drivers */
|
269 |
static void cmos_init(ram_addr_t ram_size, ram_addr_t above_4g_mem_size, |
270 |
const char *boot_device, DriveInfo **hd_table) |
271 |
{ |
272 |
RTCState *s = rtc_state; |
273 |
int nbds, bds[3] = { 0, }; |
274 |
int val;
|
275 |
int fd0, fd1, nb;
|
276 |
int i;
|
277 |
|
278 |
/* various important CMOS locations needed by PC/Bochs bios */
|
279 |
|
280 |
/* memory size */
|
281 |
val = 640; /* base memory in K */ |
282 |
rtc_set_memory(s, 0x15, val);
|
283 |
rtc_set_memory(s, 0x16, val >> 8); |
284 |
|
285 |
val = (ram_size / 1024) - 1024; |
286 |
if (val > 65535) |
287 |
val = 65535;
|
288 |
rtc_set_memory(s, 0x17, val);
|
289 |
rtc_set_memory(s, 0x18, val >> 8); |
290 |
rtc_set_memory(s, 0x30, val);
|
291 |
rtc_set_memory(s, 0x31, val >> 8); |
292 |
|
293 |
if (above_4g_mem_size) {
|
294 |
rtc_set_memory(s, 0x5b, (unsigned int)above_4g_mem_size >> 16); |
295 |
rtc_set_memory(s, 0x5c, (unsigned int)above_4g_mem_size >> 24); |
296 |
rtc_set_memory(s, 0x5d, (uint64_t)above_4g_mem_size >> 32); |
297 |
} |
298 |
|
299 |
if (ram_size > (16 * 1024 * 1024)) |
300 |
val = (ram_size / 65536) - ((16 * 1024 * 1024) / 65536); |
301 |
else
|
302 |
val = 0;
|
303 |
if (val > 65535) |
304 |
val = 65535;
|
305 |
rtc_set_memory(s, 0x34, val);
|
306 |
rtc_set_memory(s, 0x35, val >> 8); |
307 |
|
308 |
/* set the number of CPU */
|
309 |
rtc_set_memory(s, 0x5f, smp_cpus - 1); |
310 |
|
311 |
/* set boot devices, and disable floppy signature check if requested */
|
312 |
#define PC_MAX_BOOT_DEVICES 3 |
313 |
nbds = strlen(boot_device); |
314 |
if (nbds > PC_MAX_BOOT_DEVICES) {
|
315 |
fprintf(stderr, "Too many boot devices for PC\n");
|
316 |
exit(1);
|
317 |
} |
318 |
for (i = 0; i < nbds; i++) { |
319 |
bds[i] = boot_device2nibble(boot_device[i]); |
320 |
if (bds[i] == 0) { |
321 |
fprintf(stderr, "Invalid boot device for PC: '%c'\n",
|
322 |
boot_device[i]); |
323 |
exit(1);
|
324 |
} |
325 |
} |
326 |
rtc_set_memory(s, 0x3d, (bds[1] << 4) | bds[0]); |
327 |
rtc_set_memory(s, 0x38, (bds[2] << 4) | (fd_bootchk ? 0x0 : 0x1)); |
328 |
|
329 |
/* floppy type */
|
330 |
|
331 |
fd0 = fdctrl_get_drive_type(floppy_controller, 0);
|
332 |
fd1 = fdctrl_get_drive_type(floppy_controller, 1);
|
333 |
|
334 |
val = (cmos_get_fd_drive_type(fd0) << 4) | cmos_get_fd_drive_type(fd1);
|
335 |
rtc_set_memory(s, 0x10, val);
|
336 |
|
337 |
val = 0;
|
338 |
nb = 0;
|
339 |
if (fd0 < 3) |
340 |
nb++; |
341 |
if (fd1 < 3) |
342 |
nb++; |
343 |
switch (nb) {
|
344 |
case 0: |
345 |
break;
|
346 |
case 1: |
347 |
val |= 0x01; /* 1 drive, ready for boot */ |
348 |
break;
|
349 |
case 2: |
350 |
val |= 0x41; /* 2 drives, ready for boot */ |
351 |
break;
|
352 |
} |
353 |
val |= 0x02; /* FPU is there */ |
354 |
val |= 0x04; /* PS/2 mouse installed */ |
355 |
rtc_set_memory(s, REG_EQUIPMENT_BYTE, val); |
356 |
|
357 |
/* hard drives */
|
358 |
|
359 |
rtc_set_memory(s, 0x12, (hd_table[0] ? 0xf0 : 0) | (hd_table[1] ? 0x0f : 0)); |
360 |
if (hd_table[0]) |
361 |
cmos_init_hd(0x19, 0x1b, hd_table[0]->bdrv); |
362 |
if (hd_table[1]) |
363 |
cmos_init_hd(0x1a, 0x24, hd_table[1]->bdrv); |
364 |
|
365 |
val = 0;
|
366 |
for (i = 0; i < 4; i++) { |
367 |
if (hd_table[i]) {
|
368 |
int cylinders, heads, sectors, translation;
|
369 |
/* NOTE: bdrv_get_geometry_hint() returns the physical
|
370 |
geometry. It is always such that: 1 <= sects <= 63, 1
|
371 |
<= heads <= 16, 1 <= cylinders <= 16383. The BIOS
|
372 |
geometry can be different if a translation is done. */
|
373 |
translation = bdrv_get_translation_hint(hd_table[i]->bdrv); |
374 |
if (translation == BIOS_ATA_TRANSLATION_AUTO) {
|
375 |
bdrv_get_geometry_hint(hd_table[i]->bdrv, &cylinders, &heads, §ors); |
376 |
if (cylinders <= 1024 && heads <= 16 && sectors <= 63) { |
377 |
/* No translation. */
|
378 |
translation = 0;
|
379 |
} else {
|
380 |
/* LBA translation. */
|
381 |
translation = 1;
|
382 |
} |
383 |
} else {
|
384 |
translation--; |
385 |
} |
386 |
val |= translation << (i * 2);
|
387 |
} |
388 |
} |
389 |
rtc_set_memory(s, 0x39, val);
|
390 |
} |
391 |
|
392 |
void ioport_set_a20(int enable) |
393 |
{ |
394 |
/* XXX: send to all CPUs ? */
|
395 |
cpu_x86_set_a20(first_cpu, enable); |
396 |
} |
397 |
|
398 |
int ioport_get_a20(void) |
399 |
{ |
400 |
return ((first_cpu->a20_mask >> 20) & 1); |
401 |
} |
402 |
|
403 |
static void ioport92_write(void *opaque, uint32_t addr, uint32_t val) |
404 |
{ |
405 |
ioport_set_a20((val >> 1) & 1); |
406 |
/* XXX: bit 0 is fast reset */
|
407 |
} |
408 |
|
409 |
static uint32_t ioport92_read(void *opaque, uint32_t addr) |
410 |
{ |
411 |
return ioport_get_a20() << 1; |
412 |
} |
413 |
|
414 |
/***********************************************************/
|
415 |
/* Bochs BIOS debug ports */
|
416 |
|
417 |
static void bochs_bios_write(void *opaque, uint32_t addr, uint32_t val) |
418 |
{ |
419 |
static const char shutdown_str[8] = "Shutdown"; |
420 |
static int shutdown_index = 0; |
421 |
|
422 |
switch(addr) {
|
423 |
/* Bochs BIOS messages */
|
424 |
case 0x400: |
425 |
case 0x401: |
426 |
fprintf(stderr, "BIOS panic at rombios.c, line %d\n", val);
|
427 |
exit(1);
|
428 |
case 0x402: |
429 |
case 0x403: |
430 |
#ifdef DEBUG_BIOS
|
431 |
fprintf(stderr, "%c", val);
|
432 |
#endif
|
433 |
break;
|
434 |
case 0x8900: |
435 |
/* same as Bochs power off */
|
436 |
if (val == shutdown_str[shutdown_index]) {
|
437 |
shutdown_index++; |
438 |
if (shutdown_index == 8) { |
439 |
shutdown_index = 0;
|
440 |
qemu_system_shutdown_request(); |
441 |
} |
442 |
} else {
|
443 |
shutdown_index = 0;
|
444 |
} |
445 |
break;
|
446 |
|
447 |
/* LGPL'ed VGA BIOS messages */
|
448 |
case 0x501: |
449 |
case 0x502: |
450 |
fprintf(stderr, "VGA BIOS panic, line %d\n", val);
|
451 |
exit(1);
|
452 |
case 0x500: |
453 |
case 0x503: |
454 |
#ifdef DEBUG_BIOS
|
455 |
fprintf(stderr, "%c", val);
|
456 |
#endif
|
457 |
break;
|
458 |
} |
459 |
} |
460 |
|
461 |
static void *bochs_bios_init(void) |
462 |
{ |
463 |
void *fw_cfg;
|
464 |
uint8_t *smbios_table; |
465 |
size_t smbios_len; |
466 |
uint64_t *numa_fw_cfg; |
467 |
int i, j;
|
468 |
|
469 |
register_ioport_write(0x400, 1, 2, bochs_bios_write, NULL); |
470 |
register_ioport_write(0x401, 1, 2, bochs_bios_write, NULL); |
471 |
register_ioport_write(0x402, 1, 1, bochs_bios_write, NULL); |
472 |
register_ioport_write(0x403, 1, 1, bochs_bios_write, NULL); |
473 |
register_ioport_write(0x8900, 1, 1, bochs_bios_write, NULL); |
474 |
|
475 |
register_ioport_write(0x501, 1, 2, bochs_bios_write, NULL); |
476 |
register_ioport_write(0x502, 1, 2, bochs_bios_write, NULL); |
477 |
register_ioport_write(0x500, 1, 1, bochs_bios_write, NULL); |
478 |
register_ioport_write(0x503, 1, 1, bochs_bios_write, NULL); |
479 |
|
480 |
fw_cfg = fw_cfg_init(BIOS_CFG_IOPORT, BIOS_CFG_IOPORT + 1, 0, 0); |
481 |
|
482 |
fw_cfg_add_i32(fw_cfg, FW_CFG_ID, 1);
|
483 |
fw_cfg_add_i64(fw_cfg, FW_CFG_RAM_SIZE, (uint64_t)ram_size); |
484 |
fw_cfg_add_bytes(fw_cfg, FW_CFG_ACPI_TABLES, (uint8_t *)acpi_tables, |
485 |
acpi_tables_len); |
486 |
fw_cfg_add_bytes(fw_cfg, FW_CFG_IRQ0_OVERRIDE, &irq0override, 1);
|
487 |
|
488 |
smbios_table = smbios_get_table(&smbios_len); |
489 |
if (smbios_table)
|
490 |
fw_cfg_add_bytes(fw_cfg, FW_CFG_SMBIOS_ENTRIES, |
491 |
smbios_table, smbios_len); |
492 |
|
493 |
/* allocate memory for the NUMA channel: one (64bit) word for the number
|
494 |
* of nodes, one word for each VCPU->node and one word for each node to
|
495 |
* hold the amount of memory.
|
496 |
*/
|
497 |
numa_fw_cfg = qemu_mallocz((1 + smp_cpus + nb_numa_nodes) * 8); |
498 |
numa_fw_cfg[0] = cpu_to_le64(nb_numa_nodes);
|
499 |
for (i = 0; i < smp_cpus; i++) { |
500 |
for (j = 0; j < nb_numa_nodes; j++) { |
501 |
if (node_cpumask[j] & (1 << i)) { |
502 |
numa_fw_cfg[i + 1] = cpu_to_le64(j);
|
503 |
break;
|
504 |
} |
505 |
} |
506 |
} |
507 |
for (i = 0; i < nb_numa_nodes; i++) { |
508 |
numa_fw_cfg[smp_cpus + 1 + i] = cpu_to_le64(node_mem[i]);
|
509 |
} |
510 |
fw_cfg_add_bytes(fw_cfg, FW_CFG_NUMA, (uint8_t *)numa_fw_cfg, |
511 |
(1 + smp_cpus + nb_numa_nodes) * 8); |
512 |
|
513 |
return fw_cfg;
|
514 |
} |
515 |
|
516 |
/* Generate an initial boot sector which sets state and jump to
|
517 |
a specified vector */
|
518 |
static void generate_bootsect(target_phys_addr_t option_rom, |
519 |
uint32_t gpr[8], uint16_t segs[6], uint16_t ip) |
520 |
{ |
521 |
uint8_t rom[512], *p, *reloc;
|
522 |
uint8_t sum; |
523 |
int i;
|
524 |
|
525 |
memset(rom, 0, sizeof(rom)); |
526 |
|
527 |
p = rom; |
528 |
/* Make sure we have an option rom signature */
|
529 |
*p++ = 0x55;
|
530 |
*p++ = 0xaa;
|
531 |
|
532 |
/* ROM size in sectors*/
|
533 |
*p++ = 1;
|
534 |
|
535 |
/* Hook int19 */
|
536 |
|
537 |
*p++ = 0x50; /* push ax */ |
538 |
*p++ = 0x1e; /* push ds */ |
539 |
*p++ = 0x31; *p++ = 0xc0; /* xor ax, ax */ |
540 |
*p++ = 0x8e; *p++ = 0xd8; /* mov ax, ds */ |
541 |
|
542 |
*p++ = 0xc7; *p++ = 0x06; /* movvw _start,0x64 */ |
543 |
*p++ = 0x64; *p++ = 0x00; |
544 |
reloc = p; |
545 |
*p++ = 0x00; *p++ = 0x00; |
546 |
|
547 |
*p++ = 0x8c; *p++ = 0x0e; /* mov cs,0x66 */ |
548 |
*p++ = 0x66; *p++ = 0x00; |
549 |
|
550 |
*p++ = 0x1f; /* pop ds */ |
551 |
*p++ = 0x58; /* pop ax */ |
552 |
*p++ = 0xcb; /* lret */ |
553 |
|
554 |
/* Actual code */
|
555 |
*reloc = (p - rom); |
556 |
|
557 |
*p++ = 0xfa; /* CLI */ |
558 |
*p++ = 0xfc; /* CLD */ |
559 |
|
560 |
for (i = 0; i < 6; i++) { |
561 |
if (i == 1) /* Skip CS */ |
562 |
continue;
|
563 |
|
564 |
*p++ = 0xb8; /* MOV AX,imm16 */ |
565 |
*p++ = segs[i]; |
566 |
*p++ = segs[i] >> 8;
|
567 |
*p++ = 0x8e; /* MOV <seg>,AX */ |
568 |
*p++ = 0xc0 + (i << 3); |
569 |
} |
570 |
|
571 |
for (i = 0; i < 8; i++) { |
572 |
*p++ = 0x66; /* 32-bit operand size */ |
573 |
*p++ = 0xb8 + i; /* MOV <reg>,imm32 */ |
574 |
*p++ = gpr[i]; |
575 |
*p++ = gpr[i] >> 8;
|
576 |
*p++ = gpr[i] >> 16;
|
577 |
*p++ = gpr[i] >> 24;
|
578 |
} |
579 |
|
580 |
*p++ = 0xea; /* JMP FAR */ |
581 |
*p++ = ip; /* IP */
|
582 |
*p++ = ip >> 8;
|
583 |
*p++ = segs[1]; /* CS */ |
584 |
*p++ = segs[1] >> 8; |
585 |
|
586 |
/* sign rom */
|
587 |
sum = 0;
|
588 |
for (i = 0; i < (sizeof(rom) - 1); i++) |
589 |
sum += rom[i]; |
590 |
rom[sizeof(rom) - 1] = -sum; |
591 |
|
592 |
cpu_physical_memory_write_rom(option_rom, rom, sizeof(rom));
|
593 |
option_rom_setup_reset(option_rom, sizeof (rom));
|
594 |
} |
595 |
|
596 |
static long get_file_size(FILE *f) |
597 |
{ |
598 |
long where, size;
|
599 |
|
600 |
/* XXX: on Unix systems, using fstat() probably makes more sense */
|
601 |
|
602 |
where = ftell(f); |
603 |
fseek(f, 0, SEEK_END);
|
604 |
size = ftell(f); |
605 |
fseek(f, where, SEEK_SET); |
606 |
|
607 |
return size;
|
608 |
} |
609 |
|
610 |
#define MULTIBOOT_STRUCT_ADDR 0x9000 |
611 |
|
612 |
#if MULTIBOOT_STRUCT_ADDR > 0xf0000 |
613 |
#error multiboot struct needs to fit in 16 bit real mode |
614 |
#endif
|
615 |
|
616 |
static int load_multiboot(void *fw_cfg, |
617 |
FILE *f, |
618 |
const char *kernel_filename, |
619 |
const char *initrd_filename, |
620 |
const char *kernel_cmdline, |
621 |
uint8_t *header) |
622 |
{ |
623 |
int i, t, is_multiboot = 0; |
624 |
uint32_t flags = 0;
|
625 |
uint32_t mh_entry_addr; |
626 |
uint32_t mh_load_addr; |
627 |
uint32_t mb_kernel_size; |
628 |
uint32_t mmap_addr = MULTIBOOT_STRUCT_ADDR; |
629 |
uint32_t mb_bootinfo = MULTIBOOT_STRUCT_ADDR + 0x500;
|
630 |
uint32_t mb_cmdline = mb_bootinfo + 0x200;
|
631 |
uint32_t mb_mod_end; |
632 |
|
633 |
/* Ok, let's see if it is a multiboot image.
|
634 |
The header is 12x32bit long, so the latest entry may be 8192 - 48. */
|
635 |
for (i = 0; i < (8192 - 48); i += 4) { |
636 |
if (ldl_p(header+i) == 0x1BADB002) { |
637 |
uint32_t checksum = ldl_p(header+i+8);
|
638 |
flags = ldl_p(header+i+4);
|
639 |
checksum += flags; |
640 |
checksum += (uint32_t)0x1BADB002;
|
641 |
if (!checksum) {
|
642 |
is_multiboot = 1;
|
643 |
break;
|
644 |
} |
645 |
} |
646 |
} |
647 |
|
648 |
if (!is_multiboot)
|
649 |
return 0; /* no multiboot */ |
650 |
|
651 |
#ifdef DEBUG_MULTIBOOT
|
652 |
fprintf(stderr, "qemu: I believe we found a multiboot image!\n");
|
653 |
#endif
|
654 |
|
655 |
if (flags & 0x00000004) { /* MULTIBOOT_HEADER_HAS_VBE */ |
656 |
fprintf(stderr, "qemu: multiboot knows VBE. we don't.\n");
|
657 |
} |
658 |
if (!(flags & 0x00010000)) { /* MULTIBOOT_HEADER_HAS_ADDR */ |
659 |
uint64_t elf_entry; |
660 |
int kernel_size;
|
661 |
fclose(f); |
662 |
kernel_size = load_elf(kernel_filename, 0, &elf_entry, NULL, NULL, |
663 |
0, ELF_MACHINE, 0); |
664 |
if (kernel_size < 0) { |
665 |
fprintf(stderr, "Error while loading elf kernel\n");
|
666 |
exit(1);
|
667 |
} |
668 |
mh_load_addr = mh_entry_addr = elf_entry; |
669 |
mb_kernel_size = kernel_size; |
670 |
|
671 |
#ifdef DEBUG_MULTIBOOT
|
672 |
fprintf(stderr, "qemu: loading multiboot-elf kernel (%#x bytes) with entry %#zx\n",
|
673 |
mb_kernel_size, (size_t)mh_entry_addr); |
674 |
#endif
|
675 |
} else {
|
676 |
/* Valid if mh_flags sets MULTIBOOT_HEADER_HAS_ADDR. */
|
677 |
uint32_t mh_header_addr = ldl_p(header+i+12);
|
678 |
mh_load_addr = ldl_p(header+i+16);
|
679 |
#ifdef DEBUG_MULTIBOOT
|
680 |
uint32_t mh_load_end_addr = ldl_p(header+i+20);
|
681 |
uint32_t mh_bss_end_addr = ldl_p(header+i+24);
|
682 |
#endif
|
683 |
uint32_t mb_kernel_text_offset = i - (mh_header_addr - mh_load_addr); |
684 |
|
685 |
mh_entry_addr = ldl_p(header+i+28);
|
686 |
mb_kernel_size = get_file_size(f) - mb_kernel_text_offset; |
687 |
|
688 |
/* Valid if mh_flags sets MULTIBOOT_HEADER_HAS_VBE.
|
689 |
uint32_t mh_mode_type = ldl_p(header+i+32);
|
690 |
uint32_t mh_width = ldl_p(header+i+36);
|
691 |
uint32_t mh_height = ldl_p(header+i+40);
|
692 |
uint32_t mh_depth = ldl_p(header+i+44); */
|
693 |
|
694 |
#ifdef DEBUG_MULTIBOOT
|
695 |
fprintf(stderr, "multiboot: mh_header_addr = %#x\n", mh_header_addr);
|
696 |
fprintf(stderr, "multiboot: mh_load_addr = %#x\n", mh_load_addr);
|
697 |
fprintf(stderr, "multiboot: mh_load_end_addr = %#x\n", mh_load_end_addr);
|
698 |
fprintf(stderr, "multiboot: mh_bss_end_addr = %#x\n", mh_bss_end_addr);
|
699 |
#endif
|
700 |
|
701 |
fseek(f, mb_kernel_text_offset, SEEK_SET); |
702 |
|
703 |
#ifdef DEBUG_MULTIBOOT
|
704 |
fprintf(stderr, "qemu: loading multiboot kernel (%#x bytes) at %#x\n",
|
705 |
mb_kernel_size, mh_load_addr); |
706 |
#endif
|
707 |
|
708 |
if (!fread_targphys_ok(mh_load_addr, mb_kernel_size, f)) {
|
709 |
fprintf(stderr, "qemu: read error on multiboot kernel '%s' (%#x)\n",
|
710 |
kernel_filename, mb_kernel_size); |
711 |
exit(1);
|
712 |
} |
713 |
fclose(f); |
714 |
} |
715 |
|
716 |
/* blob size is only the kernel for now */
|
717 |
mb_mod_end = mh_load_addr + mb_kernel_size; |
718 |
|
719 |
/* load modules */
|
720 |
stl_phys(mb_bootinfo + 20, 0x0); /* mods_count */ |
721 |
if (initrd_filename) {
|
722 |
uint32_t mb_mod_info = mb_bootinfo + 0x100;
|
723 |
uint32_t mb_mod_cmdline = mb_bootinfo + 0x300;
|
724 |
uint32_t mb_mod_start = mh_load_addr; |
725 |
uint32_t mb_mod_length = mb_kernel_size; |
726 |
char *next_initrd;
|
727 |
char *next_space;
|
728 |
int mb_mod_count = 0; |
729 |
|
730 |
do {
|
731 |
next_initrd = strchr(initrd_filename, ',');
|
732 |
if (next_initrd)
|
733 |
*next_initrd = '\0';
|
734 |
/* if a space comes after the module filename, treat everything
|
735 |
after that as parameters */
|
736 |
cpu_physical_memory_write(mb_mod_cmdline, (uint8_t*)initrd_filename, |
737 |
strlen(initrd_filename) + 1);
|
738 |
stl_phys(mb_mod_info + 8, mb_mod_cmdline); /* string */ |
739 |
mb_mod_cmdline += strlen(initrd_filename) + 1;
|
740 |
if ((next_space = strchr(initrd_filename, ' '))) |
741 |
*next_space = '\0';
|
742 |
#ifdef DEBUG_MULTIBOOT
|
743 |
printf("multiboot loading module: %s\n", initrd_filename);
|
744 |
#endif
|
745 |
f = fopen(initrd_filename, "rb");
|
746 |
if (f) {
|
747 |
mb_mod_start = (mb_mod_start + mb_mod_length + (TARGET_PAGE_SIZE - 1))
|
748 |
& (TARGET_PAGE_MASK); |
749 |
mb_mod_length = get_file_size(f); |
750 |
mb_mod_end = mb_mod_start + mb_mod_length; |
751 |
|
752 |
if (!fread_targphys_ok(mb_mod_start, mb_mod_length, f)) {
|
753 |
fprintf(stderr, "qemu: read error on multiboot module '%s' (%#x)\n",
|
754 |
initrd_filename, mb_mod_length); |
755 |
exit(1);
|
756 |
} |
757 |
|
758 |
mb_mod_count++; |
759 |
stl_phys(mb_mod_info + 0, mb_mod_start);
|
760 |
stl_phys(mb_mod_info + 4, mb_mod_start + mb_mod_length);
|
761 |
#ifdef DEBUG_MULTIBOOT
|
762 |
printf("mod_start: %#x\nmod_end: %#x\n", mb_mod_start,
|
763 |
mb_mod_start + mb_mod_length); |
764 |
#endif
|
765 |
stl_phys(mb_mod_info + 12, 0x0); /* reserved */ |
766 |
} |
767 |
initrd_filename = next_initrd+1;
|
768 |
mb_mod_info += 16;
|
769 |
} while (next_initrd);
|
770 |
stl_phys(mb_bootinfo + 20, mb_mod_count); /* mods_count */ |
771 |
stl_phys(mb_bootinfo + 24, mb_bootinfo + 0x100); /* mods_addr */ |
772 |
} |
773 |
|
774 |
/* Make sure we're getting kernel + modules back after reset */
|
775 |
option_rom_setup_reset(mh_load_addr, mb_mod_end - mh_load_addr); |
776 |
|
777 |
/* Commandline support */
|
778 |
stl_phys(mb_bootinfo + 16, mb_cmdline);
|
779 |
t = strlen(kernel_filename); |
780 |
cpu_physical_memory_write(mb_cmdline, (uint8_t*)kernel_filename, t); |
781 |
mb_cmdline += t; |
782 |
stb_phys(mb_cmdline++, ' ');
|
783 |
t = strlen(kernel_cmdline) + 1;
|
784 |
cpu_physical_memory_write(mb_cmdline, (uint8_t*)kernel_cmdline, t); |
785 |
|
786 |
/* the kernel is where we want it to be now */
|
787 |
|
788 |
#define MULTIBOOT_FLAGS_MEMORY (1 << 0) |
789 |
#define MULTIBOOT_FLAGS_BOOT_DEVICE (1 << 1) |
790 |
#define MULTIBOOT_FLAGS_CMDLINE (1 << 2) |
791 |
#define MULTIBOOT_FLAGS_MODULES (1 << 3) |
792 |
#define MULTIBOOT_FLAGS_MMAP (1 << 6) |
793 |
stl_phys(mb_bootinfo, MULTIBOOT_FLAGS_MEMORY |
794 |
| MULTIBOOT_FLAGS_BOOT_DEVICE |
795 |
| MULTIBOOT_FLAGS_CMDLINE |
796 |
| MULTIBOOT_FLAGS_MODULES |
797 |
| MULTIBOOT_FLAGS_MMAP); |
798 |
stl_phys(mb_bootinfo + 4, 640); /* mem_lower */ |
799 |
stl_phys(mb_bootinfo + 8, ram_size / 1024); /* mem_upper */ |
800 |
stl_phys(mb_bootinfo + 12, 0x8001ffff); /* XXX: use the -boot switch? */ |
801 |
stl_phys(mb_bootinfo + 48, mmap_addr); /* mmap_addr */ |
802 |
|
803 |
#ifdef DEBUG_MULTIBOOT
|
804 |
fprintf(stderr, "multiboot: mh_entry_addr = %#x\n", mh_entry_addr);
|
805 |
#endif
|
806 |
|
807 |
/* Pass variables to option rom */
|
808 |
fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_ADDR, mh_entry_addr); |
809 |
fw_cfg_add_i32(fw_cfg, FW_CFG_INITRD_ADDR, mb_bootinfo); |
810 |
fw_cfg_add_i32(fw_cfg, FW_CFG_INITRD_SIZE, mmap_addr); |
811 |
|
812 |
/* Make sure we're getting the config space back after reset */
|
813 |
option_rom_setup_reset(mb_bootinfo, 0x500);
|
814 |
|
815 |
option_rom[nb_option_roms] = "multiboot.bin";
|
816 |
nb_option_roms++; |
817 |
|
818 |
return 1; /* yes, we are multiboot */ |
819 |
} |
820 |
|
821 |
static void load_linux(void *fw_cfg, |
822 |
target_phys_addr_t option_rom, |
823 |
const char *kernel_filename, |
824 |
const char *initrd_filename, |
825 |
const char *kernel_cmdline, |
826 |
target_phys_addr_t max_ram_size) |
827 |
{ |
828 |
uint16_t protocol; |
829 |
uint32_t gpr[8];
|
830 |
uint16_t seg[6];
|
831 |
uint16_t real_seg; |
832 |
int setup_size, kernel_size, initrd_size = 0, cmdline_size; |
833 |
uint32_t initrd_max; |
834 |
uint8_t header[8192];
|
835 |
target_phys_addr_t real_addr, prot_addr, cmdline_addr, initrd_addr = 0;
|
836 |
FILE *f, *fi; |
837 |
char *vmode;
|
838 |
|
839 |
/* Align to 16 bytes as a paranoia measure */
|
840 |
cmdline_size = (strlen(kernel_cmdline)+16) & ~15; |
841 |
|
842 |
/* load the kernel header */
|
843 |
f = fopen(kernel_filename, "rb");
|
844 |
if (!f || !(kernel_size = get_file_size(f)) ||
|
845 |
fread(header, 1, MIN(ARRAY_SIZE(header), kernel_size), f) !=
|
846 |
MIN(ARRAY_SIZE(header), kernel_size)) { |
847 |
fprintf(stderr, "qemu: could not load kernel '%s'\n",
|
848 |
kernel_filename); |
849 |
exit(1);
|
850 |
} |
851 |
|
852 |
/* kernel protocol version */
|
853 |
#if 0
|
854 |
fprintf(stderr, "header magic: %#x\n", ldl_p(header+0x202));
|
855 |
#endif
|
856 |
if (ldl_p(header+0x202) == 0x53726448) |
857 |
protocol = lduw_p(header+0x206);
|
858 |
else {
|
859 |
/* This looks like a multiboot kernel. If it is, let's stop
|
860 |
treating it like a Linux kernel. */
|
861 |
if (load_multiboot(fw_cfg, f, kernel_filename,
|
862 |
initrd_filename, kernel_cmdline, header)) |
863 |
return;
|
864 |
protocol = 0;
|
865 |
} |
866 |
|
867 |
if (protocol < 0x200 || !(header[0x211] & 0x01)) { |
868 |
/* Low kernel */
|
869 |
real_addr = 0x90000;
|
870 |
cmdline_addr = 0x9a000 - cmdline_size;
|
871 |
prot_addr = 0x10000;
|
872 |
} else if (protocol < 0x202) { |
873 |
/* High but ancient kernel */
|
874 |
real_addr = 0x90000;
|
875 |
cmdline_addr = 0x9a000 - cmdline_size;
|
876 |
prot_addr = 0x100000;
|
877 |
} else {
|
878 |
/* High and recent kernel */
|
879 |
real_addr = 0x10000;
|
880 |
cmdline_addr = 0x20000;
|
881 |
prot_addr = 0x100000;
|
882 |
} |
883 |
|
884 |
#if 0
|
885 |
fprintf(stderr,
|
886 |
"qemu: real_addr = 0x" TARGET_FMT_plx "\n"
|
887 |
"qemu: cmdline_addr = 0x" TARGET_FMT_plx "\n"
|
888 |
"qemu: prot_addr = 0x" TARGET_FMT_plx "\n",
|
889 |
real_addr,
|
890 |
cmdline_addr,
|
891 |
prot_addr);
|
892 |
#endif
|
893 |
|
894 |
/* highest address for loading the initrd */
|
895 |
if (protocol >= 0x203) |
896 |
initrd_max = ldl_p(header+0x22c);
|
897 |
else
|
898 |
initrd_max = 0x37ffffff;
|
899 |
|
900 |
if (initrd_max >= max_ram_size-ACPI_DATA_SIZE)
|
901 |
initrd_max = max_ram_size-ACPI_DATA_SIZE-1;
|
902 |
|
903 |
/* kernel command line */
|
904 |
pstrcpy_targphys(cmdline_addr, 4096, kernel_cmdline);
|
905 |
|
906 |
if (protocol >= 0x202) { |
907 |
stl_p(header+0x228, cmdline_addr);
|
908 |
} else {
|
909 |
stw_p(header+0x20, 0xA33F); |
910 |
stw_p(header+0x22, cmdline_addr-real_addr);
|
911 |
} |
912 |
|
913 |
/* handle vga= parameter */
|
914 |
vmode = strstr(kernel_cmdline, "vga=");
|
915 |
if (vmode) {
|
916 |
unsigned int video_mode; |
917 |
/* skip "vga=" */
|
918 |
vmode += 4;
|
919 |
if (!strncmp(vmode, "normal", 6)) { |
920 |
video_mode = 0xffff;
|
921 |
} else if (!strncmp(vmode, "ext", 3)) { |
922 |
video_mode = 0xfffe;
|
923 |
} else if (!strncmp(vmode, "ask", 3)) { |
924 |
video_mode = 0xfffd;
|
925 |
} else {
|
926 |
video_mode = strtol(vmode, NULL, 0); |
927 |
} |
928 |
stw_p(header+0x1fa, video_mode);
|
929 |
} |
930 |
|
931 |
/* loader type */
|
932 |
/* High nybble = B reserved for Qemu; low nybble is revision number.
|
933 |
If this code is substantially changed, you may want to consider
|
934 |
incrementing the revision. */
|
935 |
if (protocol >= 0x200) |
936 |
header[0x210] = 0xB0; |
937 |
|
938 |
/* heap */
|
939 |
if (protocol >= 0x201) { |
940 |
header[0x211] |= 0x80; /* CAN_USE_HEAP */ |
941 |
stw_p(header+0x224, cmdline_addr-real_addr-0x200); |
942 |
} |
943 |
|
944 |
/* load initrd */
|
945 |
if (initrd_filename) {
|
946 |
if (protocol < 0x200) { |
947 |
fprintf(stderr, "qemu: linux kernel too old to load a ram disk\n");
|
948 |
exit(1);
|
949 |
} |
950 |
|
951 |
fi = fopen(initrd_filename, "rb");
|
952 |
if (!fi) {
|
953 |
fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
|
954 |
initrd_filename); |
955 |
exit(1);
|
956 |
} |
957 |
|
958 |
initrd_size = get_file_size(fi); |
959 |
initrd_addr = (initrd_max-initrd_size) & ~4095;
|
960 |
|
961 |
if (!fread_targphys_ok(initrd_addr, initrd_size, fi)) {
|
962 |
fprintf(stderr, "qemu: read error on initial ram disk '%s'\n",
|
963 |
initrd_filename); |
964 |
exit(1);
|
965 |
} |
966 |
fclose(fi); |
967 |
|
968 |
stl_p(header+0x218, initrd_addr);
|
969 |
stl_p(header+0x21c, initrd_size);
|
970 |
} |
971 |
|
972 |
/* store the finalized header and load the rest of the kernel */
|
973 |
cpu_physical_memory_write(real_addr, header, ARRAY_SIZE(header)); |
974 |
|
975 |
setup_size = header[0x1f1];
|
976 |
if (setup_size == 0) |
977 |
setup_size = 4;
|
978 |
|
979 |
setup_size = (setup_size+1)*512; |
980 |
/* Size of protected-mode code */
|
981 |
kernel_size -= (setup_size > ARRAY_SIZE(header)) ? setup_size : ARRAY_SIZE(header); |
982 |
|
983 |
/* In case we have read too much already, copy that over */
|
984 |
if (setup_size < ARRAY_SIZE(header)) {
|
985 |
cpu_physical_memory_write(prot_addr, header + setup_size, ARRAY_SIZE(header) - setup_size); |
986 |
prot_addr += (ARRAY_SIZE(header) - setup_size); |
987 |
setup_size = ARRAY_SIZE(header); |
988 |
} |
989 |
|
990 |
if (!fread_targphys_ok(real_addr + ARRAY_SIZE(header),
|
991 |
setup_size - ARRAY_SIZE(header), f) || |
992 |
!fread_targphys_ok(prot_addr, kernel_size, f)) { |
993 |
fprintf(stderr, "qemu: read error on kernel '%s'\n",
|
994 |
kernel_filename); |
995 |
exit(1);
|
996 |
} |
997 |
fclose(f); |
998 |
|
999 |
/* generate bootsector to set up the initial register state */
|
1000 |
real_seg = real_addr >> 4;
|
1001 |
seg[0] = seg[2] = seg[3] = seg[4] = seg[4] = real_seg; |
1002 |
seg[1] = real_seg+0x20; /* CS */ |
1003 |
memset(gpr, 0, sizeof gpr); |
1004 |
gpr[4] = cmdline_addr-real_addr-16; /* SP (-16 is paranoia) */ |
1005 |
|
1006 |
option_rom_setup_reset(real_addr, setup_size); |
1007 |
option_rom_setup_reset(prot_addr, kernel_size); |
1008 |
option_rom_setup_reset(cmdline_addr, cmdline_size); |
1009 |
if (initrd_filename)
|
1010 |
option_rom_setup_reset(initrd_addr, initrd_size); |
1011 |
|
1012 |
generate_bootsect(option_rom, gpr, seg, 0);
|
1013 |
} |
1014 |
|
1015 |
static const int ide_iobase[2] = { 0x1f0, 0x170 }; |
1016 |
static const int ide_iobase2[2] = { 0x3f6, 0x376 }; |
1017 |
static const int ide_irq[2] = { 14, 15 }; |
1018 |
|
1019 |
#define NE2000_NB_MAX 6 |
1020 |
|
1021 |
static const int ne2000_io[NE2000_NB_MAX] = { 0x300, 0x320, 0x340, 0x360, |
1022 |
0x280, 0x380 }; |
1023 |
static const int ne2000_irq[NE2000_NB_MAX] = { 9, 10, 11, 3, 4, 5 }; |
1024 |
|
1025 |
static const int serial_io[MAX_SERIAL_PORTS] = { 0x3f8, 0x2f8, 0x3e8, 0x2e8 }; |
1026 |
static const int serial_irq[MAX_SERIAL_PORTS] = { 4, 3, 4, 3 }; |
1027 |
|
1028 |
static const int parallel_io[MAX_PARALLEL_PORTS] = { 0x378, 0x278, 0x3bc }; |
1029 |
static const int parallel_irq[MAX_PARALLEL_PORTS] = { 7, 7, 7 }; |
1030 |
|
1031 |
#ifdef HAS_AUDIO
|
1032 |
static void audio_init (PCIBus *pci_bus, qemu_irq *pic) |
1033 |
{ |
1034 |
struct soundhw *c;
|
1035 |
|
1036 |
for (c = soundhw; c->name; ++c) {
|
1037 |
if (c->enabled) {
|
1038 |
if (c->isa) {
|
1039 |
c->init.init_isa(pic); |
1040 |
} else {
|
1041 |
if (pci_bus) {
|
1042 |
c->init.init_pci(pci_bus); |
1043 |
} |
1044 |
} |
1045 |
} |
1046 |
} |
1047 |
} |
1048 |
#endif
|
1049 |
|
1050 |
static void pc_init_ne2k_isa(NICInfo *nd) |
1051 |
{ |
1052 |
static int nb_ne2k = 0; |
1053 |
|
1054 |
if (nb_ne2k == NE2000_NB_MAX)
|
1055 |
return;
|
1056 |
isa_ne2000_init(ne2000_io[nb_ne2k], |
1057 |
ne2000_irq[nb_ne2k], nd); |
1058 |
nb_ne2k++; |
1059 |
} |
1060 |
|
1061 |
static int load_option_rom(const char *oprom, target_phys_addr_t start, |
1062 |
target_phys_addr_t end) |
1063 |
{ |
1064 |
int size;
|
1065 |
char *filename;
|
1066 |
|
1067 |
filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, oprom); |
1068 |
if (filename) {
|
1069 |
size = get_image_size(filename); |
1070 |
if (size > 0 && start + size > end) { |
1071 |
fprintf(stderr, "Not enough space to load option rom '%s'\n",
|
1072 |
oprom); |
1073 |
exit(1);
|
1074 |
} |
1075 |
size = load_image_targphys(filename, start, end - start); |
1076 |
qemu_free(filename); |
1077 |
} else {
|
1078 |
size = -1;
|
1079 |
} |
1080 |
if (size < 0) { |
1081 |
fprintf(stderr, "Could not load option rom '%s'\n", oprom);
|
1082 |
exit(1);
|
1083 |
} |
1084 |
/* Round up optiom rom size to the next 2k boundary */
|
1085 |
size = (size + 2047) & ~2047; |
1086 |
option_rom_setup_reset(start, size); |
1087 |
return size;
|
1088 |
} |
1089 |
|
1090 |
int cpu_is_bsp(CPUState *env)
|
1091 |
{ |
1092 |
return env->cpuid_apic_id == 0; |
1093 |
} |
1094 |
|
1095 |
static CPUState *pc_new_cpu(const char *cpu_model) |
1096 |
{ |
1097 |
CPUState *env; |
1098 |
|
1099 |
env = cpu_init(cpu_model); |
1100 |
if (!env) {
|
1101 |
fprintf(stderr, "Unable to find x86 CPU definition\n");
|
1102 |
exit(1);
|
1103 |
} |
1104 |
if ((env->cpuid_features & CPUID_APIC) || smp_cpus > 1) { |
1105 |
env->cpuid_apic_id = env->cpu_index; |
1106 |
/* APIC reset callback resets cpu */
|
1107 |
apic_init(env); |
1108 |
} else {
|
1109 |
qemu_register_reset((QEMUResetHandler*)cpu_reset, env); |
1110 |
} |
1111 |
return env;
|
1112 |
} |
1113 |
|
1114 |
/* PC hardware initialisation */
|
1115 |
static void pc_init1(ram_addr_t ram_size, |
1116 |
const char *boot_device, |
1117 |
const char *kernel_filename, |
1118 |
const char *kernel_cmdline, |
1119 |
const char *initrd_filename, |
1120 |
const char *cpu_model, |
1121 |
int pci_enabled)
|
1122 |
{ |
1123 |
char *filename;
|
1124 |
int ret, linux_boot, i;
|
1125 |
ram_addr_t ram_addr, bios_offset, option_rom_offset; |
1126 |
ram_addr_t below_4g_mem_size, above_4g_mem_size = 0;
|
1127 |
int bios_size, isa_bios_size, oprom_area_size;
|
1128 |
PCIBus *pci_bus; |
1129 |
ISADevice *isa_dev; |
1130 |
int piix3_devfn = -1; |
1131 |
CPUState *env; |
1132 |
qemu_irq *cpu_irq; |
1133 |
qemu_irq *isa_irq; |
1134 |
qemu_irq *i8259; |
1135 |
IsaIrqState *isa_irq_state; |
1136 |
DriveInfo *dinfo; |
1137 |
DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS]; |
1138 |
BlockDriverState *fd[MAX_FD]; |
1139 |
int using_vga = cirrus_vga_enabled || std_vga_enabled || vmsvga_enabled;
|
1140 |
void *fw_cfg;
|
1141 |
|
1142 |
if (ram_size >= 0xe0000000 ) { |
1143 |
above_4g_mem_size = ram_size - 0xe0000000;
|
1144 |
below_4g_mem_size = 0xe0000000;
|
1145 |
} else {
|
1146 |
below_4g_mem_size = ram_size; |
1147 |
} |
1148 |
|
1149 |
linux_boot = (kernel_filename != NULL);
|
1150 |
|
1151 |
/* init CPUs */
|
1152 |
if (cpu_model == NULL) { |
1153 |
#ifdef TARGET_X86_64
|
1154 |
cpu_model = "qemu64";
|
1155 |
#else
|
1156 |
cpu_model = "qemu32";
|
1157 |
#endif
|
1158 |
} |
1159 |
|
1160 |
for (i = 0; i < smp_cpus; i++) { |
1161 |
env = pc_new_cpu(cpu_model); |
1162 |
} |
1163 |
|
1164 |
vmport_init(); |
1165 |
|
1166 |
/* allocate RAM */
|
1167 |
ram_addr = qemu_ram_alloc(0xa0000);
|
1168 |
cpu_register_physical_memory(0, 0xa0000, ram_addr); |
1169 |
|
1170 |
/* Allocate, even though we won't register, so we don't break the
|
1171 |
* phys_ram_base + PA assumption. This range includes vga (0xa0000 - 0xc0000),
|
1172 |
* and some bios areas, which will be registered later
|
1173 |
*/
|
1174 |
ram_addr = qemu_ram_alloc(0x100000 - 0xa0000); |
1175 |
ram_addr = qemu_ram_alloc(below_4g_mem_size - 0x100000);
|
1176 |
cpu_register_physical_memory(0x100000,
|
1177 |
below_4g_mem_size - 0x100000,
|
1178 |
ram_addr); |
1179 |
|
1180 |
/* above 4giga memory allocation */
|
1181 |
if (above_4g_mem_size > 0) { |
1182 |
#if TARGET_PHYS_ADDR_BITS == 32 |
1183 |
hw_error("To much RAM for 32-bit physical address");
|
1184 |
#else
|
1185 |
ram_addr = qemu_ram_alloc(above_4g_mem_size); |
1186 |
cpu_register_physical_memory(0x100000000ULL,
|
1187 |
above_4g_mem_size, |
1188 |
ram_addr); |
1189 |
#endif
|
1190 |
} |
1191 |
|
1192 |
|
1193 |
/* BIOS load */
|
1194 |
if (bios_name == NULL) |
1195 |
bios_name = BIOS_FILENAME; |
1196 |
filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name); |
1197 |
if (filename) {
|
1198 |
bios_size = get_image_size(filename); |
1199 |
} else {
|
1200 |
bios_size = -1;
|
1201 |
} |
1202 |
if (bios_size <= 0 || |
1203 |
(bios_size % 65536) != 0) { |
1204 |
goto bios_error;
|
1205 |
} |
1206 |
bios_offset = qemu_ram_alloc(bios_size); |
1207 |
ret = load_image(filename, qemu_get_ram_ptr(bios_offset)); |
1208 |
if (ret != bios_size) {
|
1209 |
bios_error:
|
1210 |
fprintf(stderr, "qemu: could not load PC BIOS '%s'\n", bios_name);
|
1211 |
exit(1);
|
1212 |
} |
1213 |
if (filename) {
|
1214 |
qemu_free(filename); |
1215 |
} |
1216 |
/* map the last 128KB of the BIOS in ISA space */
|
1217 |
isa_bios_size = bios_size; |
1218 |
if (isa_bios_size > (128 * 1024)) |
1219 |
isa_bios_size = 128 * 1024; |
1220 |
cpu_register_physical_memory(0x100000 - isa_bios_size,
|
1221 |
isa_bios_size, |
1222 |
(bios_offset + bios_size - isa_bios_size) | IO_MEM_ROM); |
1223 |
|
1224 |
|
1225 |
|
1226 |
option_rom_offset = qemu_ram_alloc(0x20000);
|
1227 |
oprom_area_size = 0;
|
1228 |
cpu_register_physical_memory(0xc0000, 0x20000, option_rom_offset); |
1229 |
|
1230 |
if (using_vga) {
|
1231 |
const char *vgabios_filename; |
1232 |
/* VGA BIOS load */
|
1233 |
if (cirrus_vga_enabled) {
|
1234 |
vgabios_filename = VGABIOS_CIRRUS_FILENAME; |
1235 |
} else {
|
1236 |
vgabios_filename = VGABIOS_FILENAME; |
1237 |
} |
1238 |
oprom_area_size = load_option_rom(vgabios_filename, 0xc0000, 0xe0000); |
1239 |
} |
1240 |
/* Although video roms can grow larger than 0x8000, the area between
|
1241 |
* 0xc0000 - 0xc8000 is reserved for them. It means we won't be looking
|
1242 |
* for any other kind of option rom inside this area */
|
1243 |
if (oprom_area_size < 0x8000) |
1244 |
oprom_area_size = 0x8000;
|
1245 |
|
1246 |
/* map all the bios at the top of memory */
|
1247 |
cpu_register_physical_memory((uint32_t)(-bios_size), |
1248 |
bios_size, bios_offset | IO_MEM_ROM); |
1249 |
|
1250 |
fw_cfg = bochs_bios_init(); |
1251 |
|
1252 |
if (linux_boot) {
|
1253 |
load_linux(fw_cfg, 0xc0000 + oprom_area_size,
|
1254 |
kernel_filename, initrd_filename, kernel_cmdline, below_4g_mem_size); |
1255 |
oprom_area_size += 2048;
|
1256 |
} |
1257 |
|
1258 |
for (i = 0; i < nb_option_roms; i++) { |
1259 |
oprom_area_size += load_option_rom(option_rom[i], 0xc0000 + oprom_area_size,
|
1260 |
0xe0000);
|
1261 |
} |
1262 |
|
1263 |
for (i = 0; i < nb_nics; i++) { |
1264 |
char nic_oprom[1024]; |
1265 |
const char *model = nd_table[i].model; |
1266 |
|
1267 |
if (!nd_table[i].bootable)
|
1268 |
continue;
|
1269 |
|
1270 |
if (model == NULL) |
1271 |
model = "e1000";
|
1272 |
snprintf(nic_oprom, sizeof(nic_oprom), "pxe-%s.bin", model); |
1273 |
|
1274 |
oprom_area_size += load_option_rom(nic_oprom, 0xc0000 + oprom_area_size,
|
1275 |
0xe0000);
|
1276 |
} |
1277 |
|
1278 |
cpu_irq = qemu_allocate_irqs(pic_irq_request, NULL, 1); |
1279 |
i8259 = i8259_init(cpu_irq[0]);
|
1280 |
isa_irq_state = qemu_mallocz(sizeof(*isa_irq_state));
|
1281 |
isa_irq_state->i8259 = i8259; |
1282 |
isa_irq = qemu_allocate_irqs(isa_irq_handler, isa_irq_state, 24);
|
1283 |
|
1284 |
if (pci_enabled) {
|
1285 |
pci_bus = i440fx_init(&i440fx_state, &piix3_devfn, isa_irq); |
1286 |
} else {
|
1287 |
pci_bus = NULL;
|
1288 |
isa_bus_new(NULL);
|
1289 |
} |
1290 |
isa_bus_irqs(isa_irq); |
1291 |
|
1292 |
ferr_irq = isa_reserve_irq(13);
|
1293 |
|
1294 |
/* init basic PC hardware */
|
1295 |
register_ioport_write(0x80, 1, 1, ioport80_write, NULL); |
1296 |
|
1297 |
register_ioport_write(0xf0, 1, 1, ioportF0_write, NULL); |
1298 |
|
1299 |
if (cirrus_vga_enabled) {
|
1300 |
if (pci_enabled) {
|
1301 |
pci_cirrus_vga_init(pci_bus); |
1302 |
} else {
|
1303 |
isa_cirrus_vga_init(); |
1304 |
} |
1305 |
} else if (vmsvga_enabled) { |
1306 |
if (pci_enabled)
|
1307 |
pci_vmsvga_init(pci_bus); |
1308 |
else
|
1309 |
fprintf(stderr, "%s: vmware_vga: no PCI bus\n", __FUNCTION__);
|
1310 |
} else if (std_vga_enabled) { |
1311 |
if (pci_enabled) {
|
1312 |
pci_vga_init(pci_bus, 0, 0); |
1313 |
} else {
|
1314 |
isa_vga_init(); |
1315 |
} |
1316 |
} |
1317 |
|
1318 |
rtc_state = rtc_init(2000);
|
1319 |
|
1320 |
qemu_register_boot_set(pc_boot_set, rtc_state); |
1321 |
|
1322 |
register_ioport_read(0x92, 1, 1, ioport92_read, NULL); |
1323 |
register_ioport_write(0x92, 1, 1, ioport92_write, NULL); |
1324 |
|
1325 |
if (pci_enabled) {
|
1326 |
isa_irq_state->ioapic = ioapic_init(); |
1327 |
} |
1328 |
pit = pit_init(0x40, isa_reserve_irq(0)); |
1329 |
pcspk_init(pit); |
1330 |
if (!no_hpet) {
|
1331 |
hpet_init(isa_irq); |
1332 |
} |
1333 |
|
1334 |
for(i = 0; i < MAX_SERIAL_PORTS; i++) { |
1335 |
if (serial_hds[i]) {
|
1336 |
serial_init(serial_io[i], isa_reserve_irq(serial_irq[i]), 115200,
|
1337 |
serial_hds[i]); |
1338 |
} |
1339 |
} |
1340 |
|
1341 |
for(i = 0; i < MAX_PARALLEL_PORTS; i++) { |
1342 |
if (parallel_hds[i]) {
|
1343 |
parallel_init(i, parallel_hds[i]); |
1344 |
} |
1345 |
} |
1346 |
|
1347 |
for(i = 0; i < nb_nics; i++) { |
1348 |
NICInfo *nd = &nd_table[i]; |
1349 |
|
1350 |
if (!pci_enabled || (nd->model && strcmp(nd->model, "ne2k_isa") == 0)) |
1351 |
pc_init_ne2k_isa(nd); |
1352 |
else
|
1353 |
pci_nic_init(nd, "e1000", NULL); |
1354 |
} |
1355 |
|
1356 |
piix4_acpi_system_hot_add_init(); |
1357 |
|
1358 |
if (drive_get_max_bus(IF_IDE) >= MAX_IDE_BUS) {
|
1359 |
fprintf(stderr, "qemu: too many IDE bus\n");
|
1360 |
exit(1);
|
1361 |
} |
1362 |
|
1363 |
for(i = 0; i < MAX_IDE_BUS * MAX_IDE_DEVS; i++) { |
1364 |
hd[i] = drive_get(IF_IDE, i / MAX_IDE_DEVS, i % MAX_IDE_DEVS); |
1365 |
} |
1366 |
|
1367 |
if (pci_enabled) {
|
1368 |
pci_piix3_ide_init(pci_bus, hd, piix3_devfn + 1);
|
1369 |
} else {
|
1370 |
for(i = 0; i < MAX_IDE_BUS; i++) { |
1371 |
isa_ide_init(ide_iobase[i], ide_iobase2[i], ide_irq[i], |
1372 |
hd[MAX_IDE_DEVS * i], hd[MAX_IDE_DEVS * i + 1]);
|
1373 |
} |
1374 |
} |
1375 |
|
1376 |
isa_dev = isa_create_simple("i8042");
|
1377 |
DMA_init(0);
|
1378 |
#ifdef HAS_AUDIO
|
1379 |
audio_init(pci_enabled ? pci_bus : NULL, isa_irq);
|
1380 |
#endif
|
1381 |
|
1382 |
for(i = 0; i < MAX_FD; i++) { |
1383 |
dinfo = drive_get(IF_FLOPPY, 0, i);
|
1384 |
fd[i] = dinfo ? dinfo->bdrv : NULL;
|
1385 |
} |
1386 |
floppy_controller = fdctrl_init_isa(fd); |
1387 |
|
1388 |
cmos_init(below_4g_mem_size, above_4g_mem_size, boot_device, hd); |
1389 |
|
1390 |
if (pci_enabled && usb_enabled) {
|
1391 |
usb_uhci_piix3_init(pci_bus, piix3_devfn + 2);
|
1392 |
} |
1393 |
|
1394 |
if (pci_enabled && acpi_enabled) {
|
1395 |
uint8_t *eeprom_buf = qemu_mallocz(8 * 256); /* XXX: make this persistent */ |
1396 |
i2c_bus *smbus; |
1397 |
|
1398 |
/* TODO: Populate SPD eeprom data. */
|
1399 |
smbus = piix4_pm_init(pci_bus, piix3_devfn + 3, 0xb100, |
1400 |
isa_reserve_irq(9));
|
1401 |
for (i = 0; i < 8; i++) { |
1402 |
DeviceState *eeprom; |
1403 |
eeprom = qdev_create((BusState *)smbus, "smbus-eeprom");
|
1404 |
qdev_prop_set_uint8(eeprom, "address", 0x50 + i); |
1405 |
qdev_prop_set_ptr(eeprom, "data", eeprom_buf + (i * 256)); |
1406 |
qdev_init(eeprom); |
1407 |
} |
1408 |
} |
1409 |
|
1410 |
if (i440fx_state) {
|
1411 |
i440fx_init_memory_mappings(i440fx_state); |
1412 |
} |
1413 |
|
1414 |
if (pci_enabled) {
|
1415 |
int max_bus;
|
1416 |
int bus;
|
1417 |
|
1418 |
max_bus = drive_get_max_bus(IF_SCSI); |
1419 |
for (bus = 0; bus <= max_bus; bus++) { |
1420 |
pci_create_simple(pci_bus, -1, "lsi53c895a"); |
1421 |
} |
1422 |
} |
1423 |
|
1424 |
/* Add virtio console devices */
|
1425 |
if (pci_enabled) {
|
1426 |
for(i = 0; i < MAX_VIRTIO_CONSOLES; i++) { |
1427 |
if (virtcon_hds[i]) {
|
1428 |
pci_create_simple(pci_bus, -1, "virtio-console-pci"); |
1429 |
} |
1430 |
} |
1431 |
} |
1432 |
} |
1433 |
|
1434 |
static void pc_init_pci(ram_addr_t ram_size, |
1435 |
const char *boot_device, |
1436 |
const char *kernel_filename, |
1437 |
const char *kernel_cmdline, |
1438 |
const char *initrd_filename, |
1439 |
const char *cpu_model) |
1440 |
{ |
1441 |
pc_init1(ram_size, boot_device, |
1442 |
kernel_filename, kernel_cmdline, |
1443 |
initrd_filename, cpu_model, 1);
|
1444 |
} |
1445 |
|
1446 |
static void pc_init_isa(ram_addr_t ram_size, |
1447 |
const char *boot_device, |
1448 |
const char *kernel_filename, |
1449 |
const char *kernel_cmdline, |
1450 |
const char *initrd_filename, |
1451 |
const char *cpu_model) |
1452 |
{ |
1453 |
if (cpu_model == NULL) |
1454 |
cpu_model = "486";
|
1455 |
pc_init1(ram_size, boot_device, |
1456 |
kernel_filename, kernel_cmdline, |
1457 |
initrd_filename, cpu_model, 0);
|
1458 |
} |
1459 |
|
1460 |
/* set CMOS shutdown status register (index 0xF) as S3_resume(0xFE)
|
1461 |
BIOS will read it and start S3 resume at POST Entry */
|
1462 |
void cmos_set_s3_resume(void) |
1463 |
{ |
1464 |
if (rtc_state)
|
1465 |
rtc_set_memory(rtc_state, 0xF, 0xFE); |
1466 |
} |
1467 |
|
1468 |
static QEMUMachine pc_machine = {
|
1469 |
.name = "pc-0.11",
|
1470 |
.alias = "pc",
|
1471 |
.desc = "Standard PC",
|
1472 |
.init = pc_init_pci, |
1473 |
.max_cpus = 255,
|
1474 |
.is_default = 1,
|
1475 |
}; |
1476 |
|
1477 |
static QEMUMachine pc_machine_v0_10 = {
|
1478 |
.name = "pc-0.10",
|
1479 |
.desc = "Standard PC, qemu 0.10",
|
1480 |
.init = pc_init_pci, |
1481 |
.max_cpus = 255,
|
1482 |
.compat_props = (CompatProperty[]) { |
1483 |
{ |
1484 |
.driver = "virtio-blk-pci",
|
1485 |
.property = "class",
|
1486 |
.value = stringify(PCI_CLASS_STORAGE_OTHER), |
1487 |
},{ |
1488 |
.driver = "virtio-console-pci",
|
1489 |
.property = "class",
|
1490 |
.value = stringify(PCI_CLASS_DISPLAY_OTHER), |
1491 |
},{ |
1492 |
.driver = "virtio-net-pci",
|
1493 |
.property = "vectors",
|
1494 |
.value = stringify(0),
|
1495 |
},{ |
1496 |
.driver = "virtio-blk-pci",
|
1497 |
.property = "vectors",
|
1498 |
.value = stringify(0),
|
1499 |
}, |
1500 |
{ /* end of list */ }
|
1501 |
}, |
1502 |
}; |
1503 |
|
1504 |
static QEMUMachine isapc_machine = {
|
1505 |
.name = "isapc",
|
1506 |
.desc = "ISA-only PC",
|
1507 |
.init = pc_init_isa, |
1508 |
.max_cpus = 1,
|
1509 |
}; |
1510 |
|
1511 |
static void pc_machine_init(void) |
1512 |
{ |
1513 |
qemu_register_machine(&pc_machine); |
1514 |
qemu_register_machine(&pc_machine_v0_10); |
1515 |
qemu_register_machine(&isapc_machine); |
1516 |
} |
1517 |
|
1518 |
machine_init(pc_machine_init); |