root / hw / r2d.c @ 03a6b667
History | View | Annotate | Download (9.6 kB)
1 |
/*
|
---|---|
2 |
* Renesas SH7751R R2D-PLUS emulation
|
3 |
*
|
4 |
* Copyright (c) 2007 Magnus Damm
|
5 |
* Copyright (c) 2008 Paul Mundt
|
6 |
*
|
7 |
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
8 |
* of this software and associated documentation files (the "Software"), to deal
|
9 |
* in the Software without restriction, including without limitation the rights
|
10 |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
11 |
* copies of the Software, and to permit persons to whom the Software is
|
12 |
* furnished to do so, subject to the following conditions:
|
13 |
*
|
14 |
* The above copyright notice and this permission notice shall be included in
|
15 |
* all copies or substantial portions of the Software.
|
16 |
*
|
17 |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
18 |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
19 |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
20 |
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
21 |
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
22 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
23 |
* THE SOFTWARE.
|
24 |
*/
|
25 |
|
26 |
#include "sysbus.h" |
27 |
#include "hw.h" |
28 |
#include "sh.h" |
29 |
#include "devices.h" |
30 |
#include "sysemu.h" |
31 |
#include "boards.h" |
32 |
#include "pci.h" |
33 |
#include "net.h" |
34 |
#include "sh7750_regs.h" |
35 |
#include "ide.h" |
36 |
#include "loader.h" |
37 |
#include "usb.h" |
38 |
#include "flash.h" |
39 |
#include "blockdev.h" |
40 |
#include "exec-memory.h" |
41 |
|
42 |
#define FLASH_BASE 0x00000000 |
43 |
#define FLASH_SIZE 0x02000000 |
44 |
|
45 |
#define SDRAM_BASE 0x0c000000 /* Physical location of SDRAM: Area 3 */ |
46 |
#define SDRAM_SIZE 0x04000000 |
47 |
|
48 |
#define SM501_VRAM_SIZE 0x800000 |
49 |
|
50 |
#define BOOT_PARAMS_OFFSET 0x0010000 |
51 |
/* CONFIG_BOOT_LINK_OFFSET of Linux kernel */
|
52 |
#define LINUX_LOAD_OFFSET 0x0800000 |
53 |
#define INITRD_LOAD_OFFSET 0x1800000 |
54 |
|
55 |
#define PA_IRLMSK 0x00 |
56 |
#define PA_POWOFF 0x30 |
57 |
#define PA_VERREG 0x32 |
58 |
#define PA_OUTPORT 0x36 |
59 |
|
60 |
typedef struct { |
61 |
uint16_t bcr; |
62 |
uint16_t irlmsk; |
63 |
uint16_t irlmon; |
64 |
uint16_t cfctl; |
65 |
uint16_t cfpow; |
66 |
uint16_t dispctl; |
67 |
uint16_t sdmpow; |
68 |
uint16_t rtcce; |
69 |
uint16_t pcicd; |
70 |
uint16_t voyagerrts; |
71 |
uint16_t cfrst; |
72 |
uint16_t admrts; |
73 |
uint16_t extrst; |
74 |
uint16_t cfcdintclr; |
75 |
uint16_t keyctlclr; |
76 |
uint16_t pad0; |
77 |
uint16_t pad1; |
78 |
uint16_t verreg; |
79 |
uint16_t inport; |
80 |
uint16_t outport; |
81 |
uint16_t bverreg; |
82 |
|
83 |
/* output pin */
|
84 |
qemu_irq irl; |
85 |
MemoryRegion iomem; |
86 |
} r2d_fpga_t; |
87 |
|
88 |
enum r2d_fpga_irq {
|
89 |
PCI_INTD, CF_IDE, CF_CD, PCI_INTC, SM501, KEY, RTC_A, RTC_T, |
90 |
SDCARD, PCI_INTA, PCI_INTB, EXT, TP, |
91 |
NR_IRQS |
92 |
}; |
93 |
|
94 |
static const struct { short irl; uint16_t msk; } irqtab[NR_IRQS] = { |
95 |
[CF_IDE] = { 1, 1<<9 }, |
96 |
[CF_CD] = { 2, 1<<8 }, |
97 |
[PCI_INTA] = { 9, 1<<14 }, |
98 |
[PCI_INTB] = { 10, 1<<13 }, |
99 |
[PCI_INTC] = { 3, 1<<12 }, |
100 |
[PCI_INTD] = { 0, 1<<11 }, |
101 |
[SM501] = { 4, 1<<10 }, |
102 |
[KEY] = { 5, 1<<6 }, |
103 |
[RTC_A] = { 6, 1<<5 }, |
104 |
[RTC_T] = { 7, 1<<4 }, |
105 |
[SDCARD] = { 8, 1<<7 }, |
106 |
[EXT] = { 11, 1<<0 }, |
107 |
[TP] = { 12, 1<<15 }, |
108 |
}; |
109 |
|
110 |
static void update_irl(r2d_fpga_t *fpga) |
111 |
{ |
112 |
int i, irl = 15; |
113 |
for (i = 0; i < NR_IRQS; i++) |
114 |
if (fpga->irlmon & fpga->irlmsk & irqtab[i].msk)
|
115 |
if (irqtab[i].irl < irl)
|
116 |
irl = irqtab[i].irl; |
117 |
qemu_set_irq(fpga->irl, irl ^ 15);
|
118 |
} |
119 |
|
120 |
static void r2d_fpga_irq_set(void *opaque, int n, int level) |
121 |
{ |
122 |
r2d_fpga_t *fpga = opaque; |
123 |
if (level)
|
124 |
fpga->irlmon |= irqtab[n].msk; |
125 |
else
|
126 |
fpga->irlmon &= ~irqtab[n].msk; |
127 |
update_irl(fpga); |
128 |
} |
129 |
|
130 |
static uint32_t r2d_fpga_read(void *opaque, target_phys_addr_t addr) |
131 |
{ |
132 |
r2d_fpga_t *s = opaque; |
133 |
|
134 |
switch (addr) {
|
135 |
case PA_IRLMSK:
|
136 |
return s->irlmsk;
|
137 |
case PA_OUTPORT:
|
138 |
return s->outport;
|
139 |
case PA_POWOFF:
|
140 |
return 0x00; |
141 |
case PA_VERREG:
|
142 |
return 0x10; |
143 |
} |
144 |
|
145 |
return 0; |
146 |
} |
147 |
|
148 |
static void |
149 |
r2d_fpga_write(void *opaque, target_phys_addr_t addr, uint32_t value)
|
150 |
{ |
151 |
r2d_fpga_t *s = opaque; |
152 |
|
153 |
switch (addr) {
|
154 |
case PA_IRLMSK:
|
155 |
s->irlmsk = value; |
156 |
update_irl(s); |
157 |
break;
|
158 |
case PA_OUTPORT:
|
159 |
s->outport = value; |
160 |
break;
|
161 |
case PA_POWOFF:
|
162 |
if (value & 1) { |
163 |
qemu_system_shutdown_request(); |
164 |
} |
165 |
break;
|
166 |
case PA_VERREG:
|
167 |
/* Discard writes */
|
168 |
break;
|
169 |
} |
170 |
} |
171 |
|
172 |
static const MemoryRegionOps r2d_fpga_ops = { |
173 |
.old_mmio = { |
174 |
.read = { r2d_fpga_read, r2d_fpga_read, NULL, },
|
175 |
.write = { r2d_fpga_write, r2d_fpga_write, NULL, },
|
176 |
}, |
177 |
.endianness = DEVICE_NATIVE_ENDIAN, |
178 |
}; |
179 |
|
180 |
static qemu_irq *r2d_fpga_init(MemoryRegion *sysmem,
|
181 |
target_phys_addr_t base, qemu_irq irl) |
182 |
{ |
183 |
r2d_fpga_t *s; |
184 |
|
185 |
s = g_malloc0(sizeof(r2d_fpga_t));
|
186 |
|
187 |
s->irl = irl; |
188 |
|
189 |
memory_region_init_io(&s->iomem, &r2d_fpga_ops, s, "r2d-fpga", 0x40); |
190 |
memory_region_add_subregion(sysmem, base, &s->iomem); |
191 |
return qemu_allocate_irqs(r2d_fpga_irq_set, s, NR_IRQS);
|
192 |
} |
193 |
|
194 |
typedef struct ResetData { |
195 |
SuperHCPU *cpu; |
196 |
uint32_t vector; |
197 |
} ResetData; |
198 |
|
199 |
static void main_cpu_reset(void *opaque) |
200 |
{ |
201 |
ResetData *s = (ResetData *)opaque; |
202 |
CPUSH4State *env = &s->cpu->env; |
203 |
|
204 |
cpu_reset(CPU(s->cpu)); |
205 |
env->pc = s->vector; |
206 |
} |
207 |
|
208 |
static struct QEMU_PACKED |
209 |
{ |
210 |
int mount_root_rdonly;
|
211 |
int ramdisk_flags;
|
212 |
int orig_root_dev;
|
213 |
int loader_type;
|
214 |
int initrd_start;
|
215 |
int initrd_size;
|
216 |
|
217 |
char pad[232]; |
218 |
|
219 |
char kernel_cmdline[256]; |
220 |
} boot_params; |
221 |
|
222 |
static void r2d_init(ram_addr_t ram_size, |
223 |
const char *boot_device, |
224 |
const char *kernel_filename, const char *kernel_cmdline, |
225 |
const char *initrd_filename, const char *cpu_model) |
226 |
{ |
227 |
SuperHCPU *cpu; |
228 |
CPUSH4State *env; |
229 |
ResetData *reset_info; |
230 |
struct SH7750State *s;
|
231 |
MemoryRegion *sdram = g_new(MemoryRegion, 1);
|
232 |
qemu_irq *irq; |
233 |
DriveInfo *dinfo; |
234 |
int i;
|
235 |
DeviceState *dev; |
236 |
SysBusDevice *busdev; |
237 |
MemoryRegion *address_space_mem = get_system_memory(); |
238 |
|
239 |
if (cpu_model == NULL) { |
240 |
cpu_model = "SH7751R";
|
241 |
} |
242 |
|
243 |
cpu = cpu_sh4_init(cpu_model); |
244 |
if (cpu == NULL) { |
245 |
fprintf(stderr, "Unable to find CPU definition\n");
|
246 |
exit(1);
|
247 |
} |
248 |
env = &cpu->env; |
249 |
|
250 |
reset_info = g_malloc0(sizeof(ResetData));
|
251 |
reset_info->cpu = cpu; |
252 |
reset_info->vector = env->pc; |
253 |
qemu_register_reset(main_cpu_reset, reset_info); |
254 |
|
255 |
/* Allocate memory space */
|
256 |
memory_region_init_ram(sdram, "r2d.sdram", SDRAM_SIZE);
|
257 |
vmstate_register_ram_global(sdram); |
258 |
memory_region_add_subregion(address_space_mem, SDRAM_BASE, sdram); |
259 |
/* Register peripherals */
|
260 |
s = sh7750_init(env, address_space_mem); |
261 |
irq = r2d_fpga_init(address_space_mem, 0x04000000, sh7750_irl(s));
|
262 |
|
263 |
dev = qdev_create(NULL, "sh_pci"); |
264 |
busdev = sysbus_from_qdev(dev); |
265 |
qdev_init_nofail(dev); |
266 |
sysbus_mmio_map(busdev, 0, P4ADDR(0x1e200000)); |
267 |
sysbus_mmio_map(busdev, 1, A7ADDR(0x1e200000)); |
268 |
sysbus_connect_irq(busdev, 0, irq[PCI_INTA]);
|
269 |
sysbus_connect_irq(busdev, 1, irq[PCI_INTB]);
|
270 |
sysbus_connect_irq(busdev, 2, irq[PCI_INTC]);
|
271 |
sysbus_connect_irq(busdev, 3, irq[PCI_INTD]);
|
272 |
|
273 |
sm501_init(address_space_mem, 0x10000000, SM501_VRAM_SIZE,
|
274 |
irq[SM501], serial_hds[2]);
|
275 |
|
276 |
/* onboard CF (True IDE mode, Master only). */
|
277 |
dinfo = drive_get(IF_IDE, 0, 0); |
278 |
mmio_ide_init(0x14001000, 0x1400080c, address_space_mem, irq[CF_IDE], 1, |
279 |
dinfo, NULL);
|
280 |
|
281 |
/* onboard flash memory */
|
282 |
dinfo = drive_get(IF_PFLASH, 0, 0); |
283 |
pflash_cfi02_register(0x0, NULL, "r2d.flash", FLASH_SIZE, |
284 |
dinfo ? dinfo->bdrv : NULL, (16 * 1024), |
285 |
FLASH_SIZE >> 16,
|
286 |
1, 4, 0x0000, 0x0000, 0x0000, 0x0000, |
287 |
0x555, 0x2aa, 0); |
288 |
|
289 |
/* NIC: rtl8139 on-board, and 2 slots. */
|
290 |
for (i = 0; i < nb_nics; i++) |
291 |
pci_nic_init_nofail(&nd_table[i], "rtl8139", i==0 ? "2" : NULL); |
292 |
|
293 |
/* USB keyboard */
|
294 |
usbdevice_create("keyboard");
|
295 |
|
296 |
/* Todo: register on board registers */
|
297 |
memset(&boot_params, 0, sizeof(boot_params)); |
298 |
|
299 |
if (kernel_filename) {
|
300 |
int kernel_size;
|
301 |
|
302 |
kernel_size = load_image_targphys(kernel_filename, |
303 |
SDRAM_BASE + LINUX_LOAD_OFFSET, |
304 |
INITRD_LOAD_OFFSET - LINUX_LOAD_OFFSET); |
305 |
if (kernel_size < 0) { |
306 |
fprintf(stderr, "qemu: could not load kernel '%s'\n", kernel_filename);
|
307 |
exit(1);
|
308 |
} |
309 |
|
310 |
/* initialization which should be done by firmware */
|
311 |
stl_phys(SH7750_BCR1, 1<<3); /* cs3 SDRAM */ |
312 |
stw_phys(SH7750_BCR2, 3<<(3*2)); /* cs3 32bit */ |
313 |
reset_info->vector = (SDRAM_BASE + LINUX_LOAD_OFFSET) | 0xa0000000; /* Start from P2 area */ |
314 |
} |
315 |
|
316 |
if (initrd_filename) {
|
317 |
int initrd_size;
|
318 |
|
319 |
initrd_size = load_image_targphys(initrd_filename, |
320 |
SDRAM_BASE + INITRD_LOAD_OFFSET, |
321 |
SDRAM_SIZE - INITRD_LOAD_OFFSET); |
322 |
|
323 |
if (initrd_size < 0) { |
324 |
fprintf(stderr, "qemu: could not load initrd '%s'\n", initrd_filename);
|
325 |
exit(1);
|
326 |
} |
327 |
|
328 |
/* initialization which should be done by firmware */
|
329 |
boot_params.loader_type = 1;
|
330 |
boot_params.initrd_start = INITRD_LOAD_OFFSET; |
331 |
boot_params.initrd_size = initrd_size; |
332 |
} |
333 |
|
334 |
if (kernel_cmdline) {
|
335 |
strncpy(boot_params.kernel_cmdline, kernel_cmdline, |
336 |
sizeof(boot_params.kernel_cmdline));
|
337 |
} |
338 |
|
339 |
rom_add_blob_fixed("boot_params", &boot_params, sizeof(boot_params), |
340 |
SDRAM_BASE + BOOT_PARAMS_OFFSET); |
341 |
} |
342 |
|
343 |
static QEMUMachine r2d_machine = {
|
344 |
.name = "r2d",
|
345 |
.desc = "r2d-plus board",
|
346 |
.init = r2d_init, |
347 |
}; |
348 |
|
349 |
static void r2d_machine_init(void) |
350 |
{ |
351 |
qemu_register_machine(&r2d_machine); |
352 |
} |
353 |
|
354 |
machine_init(r2d_machine_init); |