root / hw / mcf5206.c @ 0633879f
History | View | Annotate | Download (20.3 kB)
1 | 0633879f | pbrook | /*
|
---|---|---|---|
2 | 0633879f | pbrook | * Motorola ColdFire MCF5206 SoC embedded peripheral emulation.
|
3 | 0633879f | pbrook | *
|
4 | 0633879f | pbrook | * Copyright (c) 2007 CodeSourcery.
|
5 | 0633879f | pbrook | *
|
6 | 0633879f | pbrook | * This code is licenced under the GPL
|
7 | 0633879f | pbrook | */
|
8 | 0633879f | pbrook | #include "vl.h" |
9 | 0633879f | pbrook | |
10 | 0633879f | pbrook | /* General purpose timer module. */
|
11 | 0633879f | pbrook | typedef struct { |
12 | 0633879f | pbrook | uint16_t tmr; |
13 | 0633879f | pbrook | uint16_t trr; |
14 | 0633879f | pbrook | uint16_t tcr; |
15 | 0633879f | pbrook | uint16_t ter; |
16 | 0633879f | pbrook | ptimer_state *timer; |
17 | 0633879f | pbrook | qemu_irq irq; |
18 | 0633879f | pbrook | int irq_state;
|
19 | 0633879f | pbrook | } m5206_timer_state; |
20 | 0633879f | pbrook | |
21 | 0633879f | pbrook | #define TMR_RST 0x01 |
22 | 0633879f | pbrook | #define TMR_CLK 0x06 |
23 | 0633879f | pbrook | #define TMR_FRR 0x08 |
24 | 0633879f | pbrook | #define TMR_ORI 0x10 |
25 | 0633879f | pbrook | #define TMR_OM 0x20 |
26 | 0633879f | pbrook | #define TMR_CE 0xc0 |
27 | 0633879f | pbrook | |
28 | 0633879f | pbrook | #define TER_CAP 0x01 |
29 | 0633879f | pbrook | #define TER_REF 0x02 |
30 | 0633879f | pbrook | |
31 | 0633879f | pbrook | static void m5206_timer_update(m5206_timer_state *s) |
32 | 0633879f | pbrook | { |
33 | 0633879f | pbrook | if ((s->tmr & TMR_ORI) != 0 && (s->ter & TER_REF)) |
34 | 0633879f | pbrook | qemu_irq_raise(s->irq); |
35 | 0633879f | pbrook | else
|
36 | 0633879f | pbrook | qemu_irq_lower(s->irq); |
37 | 0633879f | pbrook | } |
38 | 0633879f | pbrook | |
39 | 0633879f | pbrook | static void m5206_timer_reset(m5206_timer_state *s) |
40 | 0633879f | pbrook | { |
41 | 0633879f | pbrook | s->tmr = 0;
|
42 | 0633879f | pbrook | s->trr = 0;
|
43 | 0633879f | pbrook | } |
44 | 0633879f | pbrook | |
45 | 0633879f | pbrook | static void m5206_timer_recalibrate(m5206_timer_state *s) |
46 | 0633879f | pbrook | { |
47 | 0633879f | pbrook | int prescale;
|
48 | 0633879f | pbrook | int mode;
|
49 | 0633879f | pbrook | |
50 | 0633879f | pbrook | ptimer_stop(s->timer); |
51 | 0633879f | pbrook | |
52 | 0633879f | pbrook | if ((s->tmr & TMR_RST) == 0) |
53 | 0633879f | pbrook | return;
|
54 | 0633879f | pbrook | |
55 | 0633879f | pbrook | prescale = (s->tmr >> 8) + 1; |
56 | 0633879f | pbrook | mode = (s->tmr >> 1) & 3; |
57 | 0633879f | pbrook | if (mode == 2) |
58 | 0633879f | pbrook | prescale *= 16;
|
59 | 0633879f | pbrook | |
60 | 0633879f | pbrook | if (mode == 3 || mode == 0) |
61 | 0633879f | pbrook | cpu_abort(cpu_single_env, |
62 | 0633879f | pbrook | "m5206_timer: mode %d not implemented\n", mode);
|
63 | 0633879f | pbrook | if ((s->tmr & TMR_FRR) == 0) |
64 | 0633879f | pbrook | cpu_abort(cpu_single_env, |
65 | 0633879f | pbrook | "m5206_timer: free running mode not implemented\n");
|
66 | 0633879f | pbrook | |
67 | 0633879f | pbrook | /* Assume 66MHz system clock. */
|
68 | 0633879f | pbrook | ptimer_set_freq(s->timer, 66000000 / prescale);
|
69 | 0633879f | pbrook | |
70 | 0633879f | pbrook | ptimer_set_limit(s->timer, s->trr, 0);
|
71 | 0633879f | pbrook | |
72 | 0633879f | pbrook | ptimer_run(s->timer, 0);
|
73 | 0633879f | pbrook | } |
74 | 0633879f | pbrook | |
75 | 0633879f | pbrook | static void m5206_timer_trigger(void *opaque) |
76 | 0633879f | pbrook | { |
77 | 0633879f | pbrook | m5206_timer_state *s = (m5206_timer_state *)opaque; |
78 | 0633879f | pbrook | s->ter |= TER_REF; |
79 | 0633879f | pbrook | m5206_timer_update(s); |
80 | 0633879f | pbrook | } |
81 | 0633879f | pbrook | |
82 | 0633879f | pbrook | static uint32_t m5206_timer_read(m5206_timer_state *s, uint32_t addr)
|
83 | 0633879f | pbrook | { |
84 | 0633879f | pbrook | switch (addr) {
|
85 | 0633879f | pbrook | case 0: |
86 | 0633879f | pbrook | return s->tmr;
|
87 | 0633879f | pbrook | case 4: |
88 | 0633879f | pbrook | return s->trr;
|
89 | 0633879f | pbrook | case 8: |
90 | 0633879f | pbrook | return s->tcr;
|
91 | 0633879f | pbrook | case 0xc: |
92 | 0633879f | pbrook | return s->trr - ptimer_get_count(s->timer);
|
93 | 0633879f | pbrook | case 0x11: |
94 | 0633879f | pbrook | return s->ter;
|
95 | 0633879f | pbrook | default:
|
96 | 0633879f | pbrook | return 0; |
97 | 0633879f | pbrook | } |
98 | 0633879f | pbrook | } |
99 | 0633879f | pbrook | |
100 | 0633879f | pbrook | static void m5206_timer_write(m5206_timer_state *s, uint32_t addr, uint32_t val) |
101 | 0633879f | pbrook | { |
102 | 0633879f | pbrook | switch (addr) {
|
103 | 0633879f | pbrook | case 0: |
104 | 0633879f | pbrook | if ((s->tmr & TMR_RST) != 0 && (val & TMR_RST) == 0) { |
105 | 0633879f | pbrook | m5206_timer_reset(s); |
106 | 0633879f | pbrook | } |
107 | 0633879f | pbrook | s->tmr = val; |
108 | 0633879f | pbrook | m5206_timer_recalibrate(s); |
109 | 0633879f | pbrook | break;
|
110 | 0633879f | pbrook | case 4: |
111 | 0633879f | pbrook | s->trr = val; |
112 | 0633879f | pbrook | m5206_timer_recalibrate(s); |
113 | 0633879f | pbrook | break;
|
114 | 0633879f | pbrook | case 8: |
115 | 0633879f | pbrook | s->tcr = val; |
116 | 0633879f | pbrook | break;
|
117 | 0633879f | pbrook | case 0xc: |
118 | 0633879f | pbrook | ptimer_set_count(s->timer, val); |
119 | 0633879f | pbrook | break;
|
120 | 0633879f | pbrook | case 0x11: |
121 | 0633879f | pbrook | s->ter &= ~val; |
122 | 0633879f | pbrook | break;
|
123 | 0633879f | pbrook | default:
|
124 | 0633879f | pbrook | break;
|
125 | 0633879f | pbrook | } |
126 | 0633879f | pbrook | m5206_timer_update(s); |
127 | 0633879f | pbrook | } |
128 | 0633879f | pbrook | |
129 | 0633879f | pbrook | static m5206_timer_state *m5206_timer_init(qemu_irq irq)
|
130 | 0633879f | pbrook | { |
131 | 0633879f | pbrook | m5206_timer_state *s; |
132 | 0633879f | pbrook | QEMUBH *bh; |
133 | 0633879f | pbrook | |
134 | 0633879f | pbrook | s = (m5206_timer_state *)qemu_mallocz(sizeof(m5206_timer_state));
|
135 | 0633879f | pbrook | bh = qemu_bh_new(m5206_timer_trigger, s); |
136 | 0633879f | pbrook | s->timer = ptimer_init(bh); |
137 | 0633879f | pbrook | s->irq = irq; |
138 | 0633879f | pbrook | m5206_timer_reset(s); |
139 | 0633879f | pbrook | return s;
|
140 | 0633879f | pbrook | } |
141 | 0633879f | pbrook | |
142 | 0633879f | pbrook | /* UART */
|
143 | 0633879f | pbrook | |
144 | 0633879f | pbrook | typedef struct { |
145 | 0633879f | pbrook | uint8_t mr[2];
|
146 | 0633879f | pbrook | uint8_t sr; |
147 | 0633879f | pbrook | uint8_t isr; |
148 | 0633879f | pbrook | uint8_t imr; |
149 | 0633879f | pbrook | uint8_t bg1; |
150 | 0633879f | pbrook | uint8_t bg2; |
151 | 0633879f | pbrook | uint8_t fifo[4];
|
152 | 0633879f | pbrook | uint8_t tb; |
153 | 0633879f | pbrook | int current_mr;
|
154 | 0633879f | pbrook | int fifo_len;
|
155 | 0633879f | pbrook | int tx_enabled;
|
156 | 0633879f | pbrook | int rx_enabled;
|
157 | 0633879f | pbrook | qemu_irq irq; |
158 | 0633879f | pbrook | CharDriverState *chr; |
159 | 0633879f | pbrook | } m5206_uart_state; |
160 | 0633879f | pbrook | |
161 | 0633879f | pbrook | /* UART Status Register bits. */
|
162 | 0633879f | pbrook | #define M5206_UART_RxRDY 0x01 |
163 | 0633879f | pbrook | #define M5206_UART_FFULL 0x02 |
164 | 0633879f | pbrook | #define M5206_UART_TxRDY 0x04 |
165 | 0633879f | pbrook | #define M5206_UART_TxEMP 0x08 |
166 | 0633879f | pbrook | #define M5206_UART_OE 0x10 |
167 | 0633879f | pbrook | #define M5206_UART_PE 0x20 |
168 | 0633879f | pbrook | #define M5206_UART_FE 0x40 |
169 | 0633879f | pbrook | #define M5206_UART_RB 0x80 |
170 | 0633879f | pbrook | |
171 | 0633879f | pbrook | /* Interrupt flags. */
|
172 | 0633879f | pbrook | #define M5206_UART_TxINT 0x01 |
173 | 0633879f | pbrook | #define M5206_UART_RxINT 0x02 |
174 | 0633879f | pbrook | #define M5206_UART_DBINT 0x04 |
175 | 0633879f | pbrook | #define M5206_UART_COSINT 0x80 |
176 | 0633879f | pbrook | |
177 | 0633879f | pbrook | /* UMR1 flags. */
|
178 | 0633879f | pbrook | #define M5206_UART_BC0 0x01 |
179 | 0633879f | pbrook | #define M5206_UART_BC1 0x02 |
180 | 0633879f | pbrook | #define M5206_UART_PT 0x04 |
181 | 0633879f | pbrook | #define M5206_UART_PM0 0x08 |
182 | 0633879f | pbrook | #define M5206_UART_PM1 0x10 |
183 | 0633879f | pbrook | #define M5206_UART_ERR 0x20 |
184 | 0633879f | pbrook | #define M5206_UART_RxIRQ 0x40 |
185 | 0633879f | pbrook | #define M5206_UART_RxRTS 0x80 |
186 | 0633879f | pbrook | |
187 | 0633879f | pbrook | static void m5206_uart_update(m5206_uart_state *s) |
188 | 0633879f | pbrook | { |
189 | 0633879f | pbrook | s->isr &= ~(M5206_UART_TxINT | M5206_UART_RxINT); |
190 | 0633879f | pbrook | if (s->sr & M5206_UART_TxRDY)
|
191 | 0633879f | pbrook | s->isr |= M5206_UART_TxINT; |
192 | 0633879f | pbrook | if ((s->sr & ((s->mr[0] & M5206_UART_RxIRQ) |
193 | 0633879f | pbrook | ? M5206_UART_FFULL : M5206_UART_RxRDY)) != 0)
|
194 | 0633879f | pbrook | s->isr |= M5206_UART_RxINT; |
195 | 0633879f | pbrook | |
196 | 0633879f | pbrook | qemu_set_irq(s->irq, (s->isr & s->imr) != 0);
|
197 | 0633879f | pbrook | } |
198 | 0633879f | pbrook | |
199 | 0633879f | pbrook | static uint32_t m5206_uart_read(m5206_uart_state *s, uint32_t addr)
|
200 | 0633879f | pbrook | { |
201 | 0633879f | pbrook | switch (addr) {
|
202 | 0633879f | pbrook | case 0x00: |
203 | 0633879f | pbrook | return s->mr[s->current_mr];
|
204 | 0633879f | pbrook | case 0x04: |
205 | 0633879f | pbrook | return s->sr;
|
206 | 0633879f | pbrook | case 0x0c: |
207 | 0633879f | pbrook | { |
208 | 0633879f | pbrook | uint8_t val; |
209 | 0633879f | pbrook | int i;
|
210 | 0633879f | pbrook | |
211 | 0633879f | pbrook | if (s->fifo_len == 0) |
212 | 0633879f | pbrook | return 0; |
213 | 0633879f | pbrook | |
214 | 0633879f | pbrook | val = s->fifo[0];
|
215 | 0633879f | pbrook | s->fifo_len--; |
216 | 0633879f | pbrook | for (i = 0; i < s->fifo_len; i++) |
217 | 0633879f | pbrook | s->fifo[i] = s->fifo[i + 1];
|
218 | 0633879f | pbrook | s->sr &= ~M5206_UART_FFULL; |
219 | 0633879f | pbrook | if (s->fifo_len == 0) |
220 | 0633879f | pbrook | s->sr &= ~M5206_UART_RxRDY; |
221 | 0633879f | pbrook | m5206_uart_update(s); |
222 | 0633879f | pbrook | return val;
|
223 | 0633879f | pbrook | } |
224 | 0633879f | pbrook | case 0x10: |
225 | 0633879f | pbrook | /* TODO: Implement IPCR. */
|
226 | 0633879f | pbrook | return 0; |
227 | 0633879f | pbrook | case 0x14: |
228 | 0633879f | pbrook | return s->isr;
|
229 | 0633879f | pbrook | case 0x18: |
230 | 0633879f | pbrook | return s->bg1;
|
231 | 0633879f | pbrook | case 0x1c: |
232 | 0633879f | pbrook | return s->bg2;
|
233 | 0633879f | pbrook | default:
|
234 | 0633879f | pbrook | return 0; |
235 | 0633879f | pbrook | } |
236 | 0633879f | pbrook | } |
237 | 0633879f | pbrook | |
238 | 0633879f | pbrook | /* Update TxRDY flag and set data if present and enabled. */
|
239 | 0633879f | pbrook | static void m5206_uart_do_tx(m5206_uart_state *s) |
240 | 0633879f | pbrook | { |
241 | 0633879f | pbrook | if (s->tx_enabled && (s->sr & M5206_UART_TxEMP) == 0) { |
242 | 0633879f | pbrook | if (s->chr)
|
243 | 0633879f | pbrook | qemu_chr_write(s->chr, (unsigned char *)&s->tb, 1); |
244 | 0633879f | pbrook | s->sr |= M5206_UART_TxEMP; |
245 | 0633879f | pbrook | } |
246 | 0633879f | pbrook | if (s->tx_enabled) {
|
247 | 0633879f | pbrook | s->sr |= M5206_UART_TxRDY; |
248 | 0633879f | pbrook | } else {
|
249 | 0633879f | pbrook | s->sr &= ~M5206_UART_TxRDY; |
250 | 0633879f | pbrook | } |
251 | 0633879f | pbrook | } |
252 | 0633879f | pbrook | |
253 | 0633879f | pbrook | static void m5206_do_command(m5206_uart_state *s, uint8_t cmd) |
254 | 0633879f | pbrook | { |
255 | 0633879f | pbrook | /* Misc command. */
|
256 | 0633879f | pbrook | switch ((cmd >> 4) & 3) { |
257 | 0633879f | pbrook | case 0: /* No-op. */ |
258 | 0633879f | pbrook | break;
|
259 | 0633879f | pbrook | case 1: /* Reset mode register pointer. */ |
260 | 0633879f | pbrook | s->current_mr = 0;
|
261 | 0633879f | pbrook | break;
|
262 | 0633879f | pbrook | case 2: /* Reset receiver. */ |
263 | 0633879f | pbrook | s->rx_enabled = 0;
|
264 | 0633879f | pbrook | s->fifo_len = 0;
|
265 | 0633879f | pbrook | s->sr &= ~(M5206_UART_RxRDY | M5206_UART_FFULL); |
266 | 0633879f | pbrook | break;
|
267 | 0633879f | pbrook | case 3: /* Reset transmitter. */ |
268 | 0633879f | pbrook | s->tx_enabled = 0;
|
269 | 0633879f | pbrook | s->sr |= M5206_UART_TxEMP; |
270 | 0633879f | pbrook | s->sr &= ~M5206_UART_TxRDY; |
271 | 0633879f | pbrook | break;
|
272 | 0633879f | pbrook | case 4: /* Reset error status. */ |
273 | 0633879f | pbrook | break;
|
274 | 0633879f | pbrook | case 5: /* Reset break-change interrupt. */ |
275 | 0633879f | pbrook | s->isr &= ~M5206_UART_DBINT; |
276 | 0633879f | pbrook | break;
|
277 | 0633879f | pbrook | case 6: /* Start break. */ |
278 | 0633879f | pbrook | case 7: /* Stop break. */ |
279 | 0633879f | pbrook | break;
|
280 | 0633879f | pbrook | } |
281 | 0633879f | pbrook | |
282 | 0633879f | pbrook | /* Transmitter command. */
|
283 | 0633879f | pbrook | switch ((cmd >> 2) & 3) { |
284 | 0633879f | pbrook | case 0: /* No-op. */ |
285 | 0633879f | pbrook | break;
|
286 | 0633879f | pbrook | case 1: /* Enable. */ |
287 | 0633879f | pbrook | s->tx_enabled = 1;
|
288 | 0633879f | pbrook | m5206_uart_do_tx(s); |
289 | 0633879f | pbrook | break;
|
290 | 0633879f | pbrook | case 2: /* Disable. */ |
291 | 0633879f | pbrook | s->tx_enabled = 0;
|
292 | 0633879f | pbrook | m5206_uart_do_tx(s); |
293 | 0633879f | pbrook | break;
|
294 | 0633879f | pbrook | case 3: /* Reserved. */ |
295 | 0633879f | pbrook | fprintf(stderr, "m5206_uart: Bad TX command\n");
|
296 | 0633879f | pbrook | break;
|
297 | 0633879f | pbrook | } |
298 | 0633879f | pbrook | |
299 | 0633879f | pbrook | /* Receiver command. */
|
300 | 0633879f | pbrook | switch (cmd & 3) { |
301 | 0633879f | pbrook | case 0: /* No-op. */ |
302 | 0633879f | pbrook | break;
|
303 | 0633879f | pbrook | case 1: /* Enable. */ |
304 | 0633879f | pbrook | s->rx_enabled = 1;
|
305 | 0633879f | pbrook | break;
|
306 | 0633879f | pbrook | case 2: |
307 | 0633879f | pbrook | s->rx_enabled = 0;
|
308 | 0633879f | pbrook | break;
|
309 | 0633879f | pbrook | case 3: /* Reserved. */ |
310 | 0633879f | pbrook | fprintf(stderr, "m5206_uart: Bad RX command\n");
|
311 | 0633879f | pbrook | break;
|
312 | 0633879f | pbrook | } |
313 | 0633879f | pbrook | } |
314 | 0633879f | pbrook | |
315 | 0633879f | pbrook | static void m5206_uart_write(m5206_uart_state *s, uint32_t addr, uint32_t val) |
316 | 0633879f | pbrook | { |
317 | 0633879f | pbrook | switch (addr) {
|
318 | 0633879f | pbrook | case 0x00: |
319 | 0633879f | pbrook | s->mr[s->current_mr] = val; |
320 | 0633879f | pbrook | s->current_mr = 1;
|
321 | 0633879f | pbrook | break;
|
322 | 0633879f | pbrook | case 0x04: |
323 | 0633879f | pbrook | /* CSR is ignored. */
|
324 | 0633879f | pbrook | break;
|
325 | 0633879f | pbrook | case 0x08: /* Command Register. */ |
326 | 0633879f | pbrook | m5206_do_command(s, val); |
327 | 0633879f | pbrook | break;
|
328 | 0633879f | pbrook | case 0x0c: /* Transmit Buffer. */ |
329 | 0633879f | pbrook | s->sr &= ~M5206_UART_TxEMP; |
330 | 0633879f | pbrook | s->tb = val; |
331 | 0633879f | pbrook | m5206_uart_do_tx(s); |
332 | 0633879f | pbrook | break;
|
333 | 0633879f | pbrook | case 0x10: |
334 | 0633879f | pbrook | /* ACR is ignored. */
|
335 | 0633879f | pbrook | break;
|
336 | 0633879f | pbrook | case 0x14: |
337 | 0633879f | pbrook | s->imr = val; |
338 | 0633879f | pbrook | break;
|
339 | 0633879f | pbrook | default:
|
340 | 0633879f | pbrook | break;
|
341 | 0633879f | pbrook | } |
342 | 0633879f | pbrook | m5206_uart_update(s); |
343 | 0633879f | pbrook | } |
344 | 0633879f | pbrook | |
345 | 0633879f | pbrook | static void m5206_uart_reset(m5206_uart_state *s) |
346 | 0633879f | pbrook | { |
347 | 0633879f | pbrook | s->fifo_len = 0;
|
348 | 0633879f | pbrook | s->mr[0] = 0; |
349 | 0633879f | pbrook | s->mr[1] = 0; |
350 | 0633879f | pbrook | s->sr = M5206_UART_TxEMP; |
351 | 0633879f | pbrook | s->tx_enabled = 0;
|
352 | 0633879f | pbrook | s->rx_enabled = 0;
|
353 | 0633879f | pbrook | s->isr = 0;
|
354 | 0633879f | pbrook | s->imr = 0;
|
355 | 0633879f | pbrook | } |
356 | 0633879f | pbrook | |
357 | 0633879f | pbrook | static void m5206_uart_push_byte(m5206_uart_state *s, uint8_t data) |
358 | 0633879f | pbrook | { |
359 | 0633879f | pbrook | /* Break events overwrite the last byte if the fifo is full. */
|
360 | 0633879f | pbrook | if (s->fifo_len == 4) |
361 | 0633879f | pbrook | s->fifo_len--; |
362 | 0633879f | pbrook | |
363 | 0633879f | pbrook | s->fifo[s->fifo_len] = data; |
364 | 0633879f | pbrook | s->fifo_len++; |
365 | 0633879f | pbrook | s->sr |= M5206_UART_RxRDY; |
366 | 0633879f | pbrook | if (s->fifo_len == 4) |
367 | 0633879f | pbrook | s->sr |= M5206_UART_FFULL; |
368 | 0633879f | pbrook | |
369 | 0633879f | pbrook | m5206_uart_update(s); |
370 | 0633879f | pbrook | } |
371 | 0633879f | pbrook | |
372 | 0633879f | pbrook | static void m5206_uart_event(void *opaque, int event) |
373 | 0633879f | pbrook | { |
374 | 0633879f | pbrook | m5206_uart_state *s = (m5206_uart_state *)opaque; |
375 | 0633879f | pbrook | |
376 | 0633879f | pbrook | switch (event) {
|
377 | 0633879f | pbrook | case CHR_EVENT_BREAK:
|
378 | 0633879f | pbrook | s->isr |= M5206_UART_DBINT; |
379 | 0633879f | pbrook | m5206_uart_push_byte(s, 0);
|
380 | 0633879f | pbrook | break;
|
381 | 0633879f | pbrook | default:
|
382 | 0633879f | pbrook | break;
|
383 | 0633879f | pbrook | } |
384 | 0633879f | pbrook | } |
385 | 0633879f | pbrook | |
386 | 0633879f | pbrook | static int m5206_uart_can_receive(void *opaque) |
387 | 0633879f | pbrook | { |
388 | 0633879f | pbrook | m5206_uart_state *s = (m5206_uart_state *)opaque; |
389 | 0633879f | pbrook | |
390 | 0633879f | pbrook | return s->rx_enabled && (s->sr & M5206_UART_FFULL) == 0; |
391 | 0633879f | pbrook | } |
392 | 0633879f | pbrook | |
393 | 0633879f | pbrook | static void m5206_uart_receive(void *opaque, const uint8_t *buf, int size) |
394 | 0633879f | pbrook | { |
395 | 0633879f | pbrook | m5206_uart_state *s = (m5206_uart_state *)opaque; |
396 | 0633879f | pbrook | |
397 | 0633879f | pbrook | m5206_uart_push_byte(s, buf[0]);
|
398 | 0633879f | pbrook | } |
399 | 0633879f | pbrook | |
400 | 0633879f | pbrook | static m5206_uart_state *m5206_uart_init(qemu_irq irq, CharDriverState *chr)
|
401 | 0633879f | pbrook | { |
402 | 0633879f | pbrook | m5206_uart_state *s; |
403 | 0633879f | pbrook | |
404 | 0633879f | pbrook | s = qemu_mallocz(sizeof(m5206_uart_state));
|
405 | 0633879f | pbrook | s->chr = chr; |
406 | 0633879f | pbrook | s->irq = irq; |
407 | 0633879f | pbrook | if (chr) {
|
408 | 0633879f | pbrook | qemu_chr_add_handlers(chr, m5206_uart_can_receive, m5206_uart_receive, |
409 | 0633879f | pbrook | m5206_uart_event, s); |
410 | 0633879f | pbrook | } |
411 | 0633879f | pbrook | m5206_uart_reset(s); |
412 | 0633879f | pbrook | return s;
|
413 | 0633879f | pbrook | } |
414 | 0633879f | pbrook | |
415 | 0633879f | pbrook | /* System Integration Module. */
|
416 | 0633879f | pbrook | |
417 | 0633879f | pbrook | typedef struct { |
418 | 0633879f | pbrook | CPUState *env; |
419 | 0633879f | pbrook | m5206_timer_state *timer[2];
|
420 | 0633879f | pbrook | m5206_uart_state *uart[2];
|
421 | 0633879f | pbrook | uint8_t scr; |
422 | 0633879f | pbrook | uint8_t icr[14];
|
423 | 0633879f | pbrook | uint16_t imr; /* 1 == interrupt is masked. */
|
424 | 0633879f | pbrook | uint16_t ipr; |
425 | 0633879f | pbrook | uint8_t rsr; |
426 | 0633879f | pbrook | uint8_t swivr; |
427 | 0633879f | pbrook | uint8_t par; |
428 | 0633879f | pbrook | /* Include the UART vector registers here. */
|
429 | 0633879f | pbrook | uint8_t uivr[2];
|
430 | 0633879f | pbrook | } m5206_mbar_state; |
431 | 0633879f | pbrook | |
432 | 0633879f | pbrook | /* Interrupt controller. */
|
433 | 0633879f | pbrook | |
434 | 0633879f | pbrook | static int m5206_find_pending_irq(m5206_mbar_state *s) |
435 | 0633879f | pbrook | { |
436 | 0633879f | pbrook | int level;
|
437 | 0633879f | pbrook | int vector;
|
438 | 0633879f | pbrook | uint16_t active; |
439 | 0633879f | pbrook | int i;
|
440 | 0633879f | pbrook | |
441 | 0633879f | pbrook | level = 0;
|
442 | 0633879f | pbrook | vector = 0;
|
443 | 0633879f | pbrook | active = s->ipr & ~s->imr; |
444 | 0633879f | pbrook | if (!active)
|
445 | 0633879f | pbrook | return 0; |
446 | 0633879f | pbrook | |
447 | 0633879f | pbrook | for (i = 1; i < 14; i++) { |
448 | 0633879f | pbrook | if (active & (1 << i)) { |
449 | 0633879f | pbrook | if ((s->icr[i] & 0x1f) > level) { |
450 | 0633879f | pbrook | level = s->icr[i] & 0x1f;
|
451 | 0633879f | pbrook | vector = i; |
452 | 0633879f | pbrook | } |
453 | 0633879f | pbrook | } |
454 | 0633879f | pbrook | } |
455 | 0633879f | pbrook | |
456 | 0633879f | pbrook | if (level < 4) |
457 | 0633879f | pbrook | vector = 0;
|
458 | 0633879f | pbrook | |
459 | 0633879f | pbrook | return vector;
|
460 | 0633879f | pbrook | } |
461 | 0633879f | pbrook | |
462 | 0633879f | pbrook | static void m5206_mbar_update(m5206_mbar_state *s) |
463 | 0633879f | pbrook | { |
464 | 0633879f | pbrook | int irq;
|
465 | 0633879f | pbrook | int vector;
|
466 | 0633879f | pbrook | int level;
|
467 | 0633879f | pbrook | |
468 | 0633879f | pbrook | irq = m5206_find_pending_irq(s); |
469 | 0633879f | pbrook | if (irq) {
|
470 | 0633879f | pbrook | int tmp;
|
471 | 0633879f | pbrook | tmp = s->icr[irq]; |
472 | 0633879f | pbrook | level = (tmp >> 2) & 7; |
473 | 0633879f | pbrook | if (tmp & 0x80) { |
474 | 0633879f | pbrook | /* Autovector. */
|
475 | 0633879f | pbrook | vector = 24 + level;
|
476 | 0633879f | pbrook | } else {
|
477 | 0633879f | pbrook | switch (irq) {
|
478 | 0633879f | pbrook | case 8: /* SWT */ |
479 | 0633879f | pbrook | vector = s->swivr; |
480 | 0633879f | pbrook | break;
|
481 | 0633879f | pbrook | case 12: /* UART1 */ |
482 | 0633879f | pbrook | vector = s->uivr[0];
|
483 | 0633879f | pbrook | break;
|
484 | 0633879f | pbrook | case 13: /* UART2 */ |
485 | 0633879f | pbrook | vector = s->uivr[1];
|
486 | 0633879f | pbrook | break;
|
487 | 0633879f | pbrook | default:
|
488 | 0633879f | pbrook | /* Unknown vector. */
|
489 | 0633879f | pbrook | fprintf(stderr, "Unhandled vector for IRQ %d\n", irq);
|
490 | 0633879f | pbrook | vector = 0xf;
|
491 | 0633879f | pbrook | break;
|
492 | 0633879f | pbrook | } |
493 | 0633879f | pbrook | } |
494 | 0633879f | pbrook | } else {
|
495 | 0633879f | pbrook | level = 0;
|
496 | 0633879f | pbrook | vector = 0;
|
497 | 0633879f | pbrook | } |
498 | 0633879f | pbrook | m68k_set_irq_level(s->env, level, vector); |
499 | 0633879f | pbrook | } |
500 | 0633879f | pbrook | |
501 | 0633879f | pbrook | static void m5206_mbar_set_irq(void *opaque, int irq, int level) |
502 | 0633879f | pbrook | { |
503 | 0633879f | pbrook | m5206_mbar_state *s = (m5206_mbar_state *)opaque; |
504 | 0633879f | pbrook | if (level) {
|
505 | 0633879f | pbrook | s->ipr |= 1 << irq;
|
506 | 0633879f | pbrook | } else {
|
507 | 0633879f | pbrook | s->ipr &= ~(1 << irq);
|
508 | 0633879f | pbrook | } |
509 | 0633879f | pbrook | m5206_mbar_update(s); |
510 | 0633879f | pbrook | } |
511 | 0633879f | pbrook | |
512 | 0633879f | pbrook | /* System Integration Module. */
|
513 | 0633879f | pbrook | |
514 | 0633879f | pbrook | static void m5206_mbar_reset(m5206_mbar_state *s) |
515 | 0633879f | pbrook | { |
516 | 0633879f | pbrook | s->scr = 0xc0;
|
517 | 0633879f | pbrook | s->icr[1] = 0x04; |
518 | 0633879f | pbrook | s->icr[2] = 0x08; |
519 | 0633879f | pbrook | s->icr[3] = 0x0c; |
520 | 0633879f | pbrook | s->icr[4] = 0x10; |
521 | 0633879f | pbrook | s->icr[5] = 0x14; |
522 | 0633879f | pbrook | s->icr[6] = 0x18; |
523 | 0633879f | pbrook | s->icr[7] = 0x1c; |
524 | 0633879f | pbrook | s->icr[8] = 0x1c; |
525 | 0633879f | pbrook | s->icr[9] = 0x80; |
526 | 0633879f | pbrook | s->icr[10] = 0x80; |
527 | 0633879f | pbrook | s->icr[11] = 0x80; |
528 | 0633879f | pbrook | s->icr[12] = 0x00; |
529 | 0633879f | pbrook | s->icr[13] = 0x00; |
530 | 0633879f | pbrook | s->imr = 0x3ffe;
|
531 | 0633879f | pbrook | s->rsr = 0x80;
|
532 | 0633879f | pbrook | s->swivr = 0x0f;
|
533 | 0633879f | pbrook | s->par = 0;
|
534 | 0633879f | pbrook | } |
535 | 0633879f | pbrook | |
536 | 0633879f | pbrook | static uint32_t m5206_mbar_read(m5206_mbar_state *s, uint32_t offset)
|
537 | 0633879f | pbrook | { |
538 | 0633879f | pbrook | if (offset >= 0x100 && offset < 0x120) { |
539 | 0633879f | pbrook | return m5206_timer_read(s->timer[0], offset - 0x100); |
540 | 0633879f | pbrook | } else if (offset >= 0x120 && offset < 0x140) { |
541 | 0633879f | pbrook | return m5206_timer_read(s->timer[1], offset - 0x120); |
542 | 0633879f | pbrook | } else if (offset >= 0x140 && offset < 0x160) { |
543 | 0633879f | pbrook | return m5206_uart_read(s->uart[0], offset - 0x140); |
544 | 0633879f | pbrook | } else if (offset >= 0x180 && offset < 0x1a0) { |
545 | 0633879f | pbrook | return m5206_uart_read(s->uart[1], offset - 0x180); |
546 | 0633879f | pbrook | } |
547 | 0633879f | pbrook | switch (offset) {
|
548 | 0633879f | pbrook | case 0x03: return s->scr; |
549 | 0633879f | pbrook | case 0x14 ... 0x20: return s->icr[offset - 0x13]; |
550 | 0633879f | pbrook | case 0x36: return s->imr; |
551 | 0633879f | pbrook | case 0x3a: return s->ipr; |
552 | 0633879f | pbrook | case 0x40: return s->rsr; |
553 | 0633879f | pbrook | case 0x41: return 0; |
554 | 0633879f | pbrook | case 0x42: return s->swivr; |
555 | 0633879f | pbrook | case 0x50: |
556 | 0633879f | pbrook | /* DRAM mask register. */
|
557 | 0633879f | pbrook | /* FIXME: currently hardcoded to 128Mb. */
|
558 | 0633879f | pbrook | { |
559 | 0633879f | pbrook | uint32_t mask = ~0;
|
560 | 0633879f | pbrook | while (mask > ram_size)
|
561 | 0633879f | pbrook | mask >>= 1;
|
562 | 0633879f | pbrook | return mask & 0x0ffe0000; |
563 | 0633879f | pbrook | } |
564 | 0633879f | pbrook | case 0x5c: return 1; /* DRAM bank 1 empty. */ |
565 | 0633879f | pbrook | case 0xcb: return s->par; |
566 | 0633879f | pbrook | case 0x170: return s->uivr[0]; |
567 | 0633879f | pbrook | case 0x1b0: return s->uivr[1]; |
568 | 0633879f | pbrook | } |
569 | 0633879f | pbrook | cpu_abort(cpu_single_env, "Bad MBAR read offset 0x%x", (int)offset); |
570 | 0633879f | pbrook | return 0; |
571 | 0633879f | pbrook | } |
572 | 0633879f | pbrook | |
573 | 0633879f | pbrook | static void m5206_mbar_write(m5206_mbar_state *s, uint32_t offset, |
574 | 0633879f | pbrook | uint32_t value) |
575 | 0633879f | pbrook | { |
576 | 0633879f | pbrook | if (offset >= 0x100 && offset < 0x120) { |
577 | 0633879f | pbrook | m5206_timer_write(s->timer[0], offset - 0x100, value); |
578 | 0633879f | pbrook | return;
|
579 | 0633879f | pbrook | } else if (offset >= 0x120 && offset < 0x140) { |
580 | 0633879f | pbrook | m5206_timer_write(s->timer[1], offset - 0x120, value); |
581 | 0633879f | pbrook | return;
|
582 | 0633879f | pbrook | } else if (offset >= 0x140 && offset < 0x160) { |
583 | 0633879f | pbrook | m5206_uart_write(s->uart[0], offset - 0x140, value); |
584 | 0633879f | pbrook | return;
|
585 | 0633879f | pbrook | } else if (offset >= 0x180 && offset < 0x1a0) { |
586 | 0633879f | pbrook | m5206_uart_write(s->uart[1], offset - 0x180, value); |
587 | 0633879f | pbrook | return;
|
588 | 0633879f | pbrook | } |
589 | 0633879f | pbrook | switch (offset) {
|
590 | 0633879f | pbrook | case 0x03: |
591 | 0633879f | pbrook | s->scr = value; |
592 | 0633879f | pbrook | break;
|
593 | 0633879f | pbrook | case 0x14 ... 0x20: |
594 | 0633879f | pbrook | s->icr[offset - 0x13] = value;
|
595 | 0633879f | pbrook | m5206_mbar_update(s); |
596 | 0633879f | pbrook | break;
|
597 | 0633879f | pbrook | case 0x36: |
598 | 0633879f | pbrook | s->imr = value; |
599 | 0633879f | pbrook | m5206_mbar_update(s); |
600 | 0633879f | pbrook | break;
|
601 | 0633879f | pbrook | case 0x40: |
602 | 0633879f | pbrook | s->rsr &= ~value; |
603 | 0633879f | pbrook | break;
|
604 | 0633879f | pbrook | case 0x41: |
605 | 0633879f | pbrook | /* TODO: implement watchdog. */
|
606 | 0633879f | pbrook | break;
|
607 | 0633879f | pbrook | case 0x42: |
608 | 0633879f | pbrook | s->swivr = value; |
609 | 0633879f | pbrook | break;
|
610 | 0633879f | pbrook | case 0xcb: |
611 | 0633879f | pbrook | s->par = value; |
612 | 0633879f | pbrook | break;
|
613 | 0633879f | pbrook | case 0x170: |
614 | 0633879f | pbrook | s->uivr[0] = value;
|
615 | 0633879f | pbrook | break;
|
616 | 0633879f | pbrook | case 0x178: case 0x17c: case 0x1c8: case 0x1bc: |
617 | 0633879f | pbrook | /* Not implemented: UART Output port bits. */
|
618 | 0633879f | pbrook | break;
|
619 | 0633879f | pbrook | case 0x1b0: |
620 | 0633879f | pbrook | s->uivr[1] = value;
|
621 | 0633879f | pbrook | break;
|
622 | 0633879f | pbrook | default:
|
623 | 0633879f | pbrook | cpu_abort(cpu_single_env, "Bad MBAR write offset 0x%x", (int)offset); |
624 | 0633879f | pbrook | break;
|
625 | 0633879f | pbrook | } |
626 | 0633879f | pbrook | } |
627 | 0633879f | pbrook | |
628 | 0633879f | pbrook | /* Internal peripherals use a variety of register widths.
|
629 | 0633879f | pbrook | This lookup table allows a single routine to handle all of them. */
|
630 | 0633879f | pbrook | static const int m5206_mbar_width[] = |
631 | 0633879f | pbrook | { |
632 | 0633879f | pbrook | /* 000-040 */ 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 2, |
633 | 0633879f | pbrook | /* 040-080 */ 1, 2, 2, 2, 4, 1, 2, 4, 1, 2, 4, 2, 2, 4, 2, 2, |
634 | 0633879f | pbrook | /* 080-0c0 */ 4, 2, 2, 4, 2, 2, 4, 2, 2, 4, 2, 2, 4, 2, 2, 4, |
635 | 0633879f | pbrook | /* 0c0-100 */ 2, 2, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, |
636 | 0633879f | pbrook | /* 100-140 */ 2, 2, 2, 2, 1, 0, 0, 0, 2, 2, 2, 2, 1, 0, 0, 0, |
637 | 0633879f | pbrook | /* 140-180 */ 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, |
638 | 0633879f | pbrook | /* 180-1c0 */ 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, |
639 | 0633879f | pbrook | /* 1c0-200 */ 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, |
640 | 0633879f | pbrook | }; |
641 | 0633879f | pbrook | |
642 | 0633879f | pbrook | static uint32_t m5206_mbar_readw(void *opaque, target_phys_addr_t offset); |
643 | 0633879f | pbrook | static uint32_t m5206_mbar_readl(void *opaque, target_phys_addr_t offset); |
644 | 0633879f | pbrook | |
645 | 0633879f | pbrook | static uint32_t m5206_mbar_readb(void *opaque, target_phys_addr_t offset) |
646 | 0633879f | pbrook | { |
647 | 0633879f | pbrook | m5206_mbar_state *s = (m5206_mbar_state *)opaque; |
648 | 0633879f | pbrook | offset &= 0x3ff;
|
649 | 0633879f | pbrook | if (offset > 0x200) { |
650 | 0633879f | pbrook | cpu_abort(cpu_single_env, "Bad MBAR read offset 0x%x", (int)offset); |
651 | 0633879f | pbrook | } |
652 | 0633879f | pbrook | if (m5206_mbar_width[offset >> 2] > 1) { |
653 | 0633879f | pbrook | uint16_t val; |
654 | 0633879f | pbrook | val = m5206_mbar_readw(opaque, offset & ~1);
|
655 | 0633879f | pbrook | if ((offset & 1) == 0) { |
656 | 0633879f | pbrook | val >>= 8;
|
657 | 0633879f | pbrook | } |
658 | 0633879f | pbrook | return val & 0xff; |
659 | 0633879f | pbrook | } |
660 | 0633879f | pbrook | return m5206_mbar_read(s, offset);
|
661 | 0633879f | pbrook | } |
662 | 0633879f | pbrook | |
663 | 0633879f | pbrook | static uint32_t m5206_mbar_readw(void *opaque, target_phys_addr_t offset) |
664 | 0633879f | pbrook | { |
665 | 0633879f | pbrook | m5206_mbar_state *s = (m5206_mbar_state *)opaque; |
666 | 0633879f | pbrook | int width;
|
667 | 0633879f | pbrook | offset &= 0x3ff;
|
668 | 0633879f | pbrook | if (offset > 0x200) { |
669 | 0633879f | pbrook | cpu_abort(cpu_single_env, "Bad MBAR read offset 0x%x", (int)offset); |
670 | 0633879f | pbrook | } |
671 | 0633879f | pbrook | width = m5206_mbar_width[offset >> 2];
|
672 | 0633879f | pbrook | if (width > 2) { |
673 | 0633879f | pbrook | uint32_t val; |
674 | 0633879f | pbrook | val = m5206_mbar_readl(opaque, offset & ~3);
|
675 | 0633879f | pbrook | if ((offset & 3) == 0) |
676 | 0633879f | pbrook | val >>= 16;
|
677 | 0633879f | pbrook | return val & 0xffff; |
678 | 0633879f | pbrook | } else if (width < 2) { |
679 | 0633879f | pbrook | uint16_t val; |
680 | 0633879f | pbrook | val = m5206_mbar_readb(opaque, offset) << 8;
|
681 | 0633879f | pbrook | val |= m5206_mbar_readb(opaque, offset + 1);
|
682 | 0633879f | pbrook | return val;
|
683 | 0633879f | pbrook | } |
684 | 0633879f | pbrook | return m5206_mbar_read(s, offset);
|
685 | 0633879f | pbrook | } |
686 | 0633879f | pbrook | |
687 | 0633879f | pbrook | static uint32_t m5206_mbar_readl(void *opaque, target_phys_addr_t offset) |
688 | 0633879f | pbrook | { |
689 | 0633879f | pbrook | m5206_mbar_state *s = (m5206_mbar_state *)opaque; |
690 | 0633879f | pbrook | int width;
|
691 | 0633879f | pbrook | offset &= 0x3ff;
|
692 | 0633879f | pbrook | if (offset > 0x200) { |
693 | 0633879f | pbrook | cpu_abort(cpu_single_env, "Bad MBAR read offset 0x%x", (int)offset); |
694 | 0633879f | pbrook | } |
695 | 0633879f | pbrook | width = m5206_mbar_width[offset >> 2];
|
696 | 0633879f | pbrook | if (width < 4) { |
697 | 0633879f | pbrook | uint32_t val; |
698 | 0633879f | pbrook | val = m5206_mbar_readw(opaque, offset) << 16;
|
699 | 0633879f | pbrook | val |= m5206_mbar_readw(opaque, offset + 2);
|
700 | 0633879f | pbrook | return val;
|
701 | 0633879f | pbrook | } |
702 | 0633879f | pbrook | return m5206_mbar_read(s, offset);
|
703 | 0633879f | pbrook | } |
704 | 0633879f | pbrook | |
705 | 0633879f | pbrook | static void m5206_mbar_writew(void *opaque, target_phys_addr_t offset, |
706 | 0633879f | pbrook | uint32_t value); |
707 | 0633879f | pbrook | static void m5206_mbar_writel(void *opaque, target_phys_addr_t offset, |
708 | 0633879f | pbrook | uint32_t value); |
709 | 0633879f | pbrook | |
710 | 0633879f | pbrook | static void m5206_mbar_writeb(void *opaque, target_phys_addr_t offset, |
711 | 0633879f | pbrook | uint32_t value) |
712 | 0633879f | pbrook | { |
713 | 0633879f | pbrook | m5206_mbar_state *s = (m5206_mbar_state *)opaque; |
714 | 0633879f | pbrook | int width;
|
715 | 0633879f | pbrook | offset &= 0x3ff;
|
716 | 0633879f | pbrook | if (offset > 0x200) { |
717 | 0633879f | pbrook | cpu_abort(cpu_single_env, "Bad MBAR write offset 0x%x", (int)offset); |
718 | 0633879f | pbrook | } |
719 | 0633879f | pbrook | width = m5206_mbar_width[offset >> 2];
|
720 | 0633879f | pbrook | if (width > 1) { |
721 | 0633879f | pbrook | uint32_t tmp; |
722 | 0633879f | pbrook | tmp = m5206_mbar_readw(opaque, offset & ~1);
|
723 | 0633879f | pbrook | if (offset & 1) { |
724 | 0633879f | pbrook | tmp = (tmp & 0xff00) | value;
|
725 | 0633879f | pbrook | } else {
|
726 | 0633879f | pbrook | tmp = (tmp & 0x00ff) | (value << 8); |
727 | 0633879f | pbrook | } |
728 | 0633879f | pbrook | m5206_mbar_writew(opaque, offset & ~1, tmp);
|
729 | 0633879f | pbrook | return;
|
730 | 0633879f | pbrook | } |
731 | 0633879f | pbrook | m5206_mbar_write(s, offset, value); |
732 | 0633879f | pbrook | } |
733 | 0633879f | pbrook | |
734 | 0633879f | pbrook | static void m5206_mbar_writew(void *opaque, target_phys_addr_t offset, |
735 | 0633879f | pbrook | uint32_t value) |
736 | 0633879f | pbrook | { |
737 | 0633879f | pbrook | m5206_mbar_state *s = (m5206_mbar_state *)opaque; |
738 | 0633879f | pbrook | int width;
|
739 | 0633879f | pbrook | offset &= 0x3ff;
|
740 | 0633879f | pbrook | if (offset > 0x200) { |
741 | 0633879f | pbrook | cpu_abort(cpu_single_env, "Bad MBAR write offset 0x%x", (int)offset); |
742 | 0633879f | pbrook | } |
743 | 0633879f | pbrook | width = m5206_mbar_width[offset >> 2];
|
744 | 0633879f | pbrook | if (width > 2) { |
745 | 0633879f | pbrook | uint32_t tmp; |
746 | 0633879f | pbrook | tmp = m5206_mbar_readl(opaque, offset & ~3);
|
747 | 0633879f | pbrook | if (offset & 3) { |
748 | 0633879f | pbrook | tmp = (tmp & 0xffff0000) | value;
|
749 | 0633879f | pbrook | } else {
|
750 | 0633879f | pbrook | tmp = (tmp & 0x0000ffff) | (value << 16); |
751 | 0633879f | pbrook | } |
752 | 0633879f | pbrook | m5206_mbar_writel(opaque, offset & ~3, tmp);
|
753 | 0633879f | pbrook | return;
|
754 | 0633879f | pbrook | } else if (width < 2) { |
755 | 0633879f | pbrook | m5206_mbar_writeb(opaque, offset, value >> 8);
|
756 | 0633879f | pbrook | m5206_mbar_writeb(opaque, offset + 1, value & 0xff); |
757 | 0633879f | pbrook | return;
|
758 | 0633879f | pbrook | } |
759 | 0633879f | pbrook | m5206_mbar_write(s, offset, value); |
760 | 0633879f | pbrook | } |
761 | 0633879f | pbrook | |
762 | 0633879f | pbrook | static void m5206_mbar_writel(void *opaque, target_phys_addr_t offset, |
763 | 0633879f | pbrook | uint32_t value) |
764 | 0633879f | pbrook | { |
765 | 0633879f | pbrook | m5206_mbar_state *s = (m5206_mbar_state *)opaque; |
766 | 0633879f | pbrook | int width;
|
767 | 0633879f | pbrook | offset &= 0x3ff;
|
768 | 0633879f | pbrook | if (offset > 0x200) { |
769 | 0633879f | pbrook | cpu_abort(cpu_single_env, "Bad MBAR write offset 0x%x", (int)offset); |
770 | 0633879f | pbrook | } |
771 | 0633879f | pbrook | width = m5206_mbar_width[offset >> 2];
|
772 | 0633879f | pbrook | if (width < 4) { |
773 | 0633879f | pbrook | m5206_mbar_writew(opaque, offset, value >> 16);
|
774 | 0633879f | pbrook | m5206_mbar_writew(opaque, offset + 2, value & 0xffff); |
775 | 0633879f | pbrook | return;
|
776 | 0633879f | pbrook | } |
777 | 0633879f | pbrook | m5206_mbar_write(s, offset, value); |
778 | 0633879f | pbrook | } |
779 | 0633879f | pbrook | |
780 | 0633879f | pbrook | static CPUReadMemoryFunc *m5206_mbar_readfn[] = {
|
781 | 0633879f | pbrook | m5206_mbar_readb, |
782 | 0633879f | pbrook | m5206_mbar_readw, |
783 | 0633879f | pbrook | m5206_mbar_readl |
784 | 0633879f | pbrook | }; |
785 | 0633879f | pbrook | |
786 | 0633879f | pbrook | static CPUWriteMemoryFunc *m5206_mbar_writefn[] = {
|
787 | 0633879f | pbrook | m5206_mbar_writeb, |
788 | 0633879f | pbrook | m5206_mbar_writew, |
789 | 0633879f | pbrook | m5206_mbar_writel |
790 | 0633879f | pbrook | }; |
791 | 0633879f | pbrook | |
792 | 0633879f | pbrook | qemu_irq *mcf5206_init(uint32_t base, CPUState *env) |
793 | 0633879f | pbrook | { |
794 | 0633879f | pbrook | m5206_mbar_state *s; |
795 | 0633879f | pbrook | qemu_irq *pic; |
796 | 0633879f | pbrook | int iomemtype;
|
797 | 0633879f | pbrook | |
798 | 0633879f | pbrook | s = (m5206_mbar_state *)qemu_mallocz(sizeof(m5206_mbar_state));
|
799 | 0633879f | pbrook | iomemtype = cpu_register_io_memory(0, m5206_mbar_readfn,
|
800 | 0633879f | pbrook | m5206_mbar_writefn, s); |
801 | 0633879f | pbrook | cpu_register_physical_memory(base, 0x00000fff, iomemtype);
|
802 | 0633879f | pbrook | |
803 | 0633879f | pbrook | pic = qemu_allocate_irqs(m5206_mbar_set_irq, s, 14);
|
804 | 0633879f | pbrook | s->timer[0] = m5206_timer_init(pic[9]); |
805 | 0633879f | pbrook | s->timer[1] = m5206_timer_init(pic[10]); |
806 | 0633879f | pbrook | s->uart[0] = m5206_uart_init(pic[12], serial_hds[0]); |
807 | 0633879f | pbrook | s->uart[1] = m5206_uart_init(pic[13], serial_hds[1]); |
808 | 0633879f | pbrook | s->env = env; |
809 | 0633879f | pbrook | |
810 | 0633879f | pbrook | m5206_mbar_reset(s); |
811 | 0633879f | pbrook | return pic;
|
812 | 0633879f | pbrook | } |