root / target-ppc / translate.c @ 07ad1b93
History | View | Annotate | Download (84.1 kB)
1 | 79aceca5 | bellard | /*
|
---|---|---|---|
2 | 79aceca5 | bellard | * PPC emulation for qemu: main translation routines.
|
3 | 79aceca5 | bellard | *
|
4 | 79aceca5 | bellard | * Copyright (c) 2003 Jocelyn Mayer
|
5 | 79aceca5 | bellard | *
|
6 | 79aceca5 | bellard | * This library is free software; you can redistribute it and/or
|
7 | 79aceca5 | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | 79aceca5 | bellard | * License as published by the Free Software Foundation; either
|
9 | 79aceca5 | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | 79aceca5 | bellard | *
|
11 | 79aceca5 | bellard | * This library is distributed in the hope that it will be useful,
|
12 | 79aceca5 | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 79aceca5 | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 79aceca5 | bellard | * Lesser General Public License for more details.
|
15 | 79aceca5 | bellard | *
|
16 | 79aceca5 | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | 79aceca5 | bellard | * License along with this library; if not, write to the Free Software
|
18 | 79aceca5 | bellard | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 | 79aceca5 | bellard | */
|
20 | 79aceca5 | bellard | #include "dyngen-exec.h" |
21 | 79aceca5 | bellard | #include "cpu.h" |
22 | 79aceca5 | bellard | #include "exec.h" |
23 | 79aceca5 | bellard | #include "disas.h" |
24 | 79aceca5 | bellard | |
25 | 79aceca5 | bellard | //#define DO_SINGLE_STEP
|
26 | 79aceca5 | bellard | //#define DO_STEP_FLUSH
|
27 | 79aceca5 | bellard | |
28 | 79aceca5 | bellard | enum {
|
29 | 79aceca5 | bellard | #define DEF(s, n, copy_size) INDEX_op_ ## s, |
30 | 79aceca5 | bellard | #include "opc.h" |
31 | 79aceca5 | bellard | #undef DEF
|
32 | 79aceca5 | bellard | NB_OPS, |
33 | 79aceca5 | bellard | }; |
34 | 79aceca5 | bellard | |
35 | 79aceca5 | bellard | static uint16_t *gen_opc_ptr;
|
36 | 79aceca5 | bellard | static uint32_t *gen_opparam_ptr;
|
37 | 79aceca5 | bellard | |
38 | 79aceca5 | bellard | #include "gen-op.h" |
39 | 28b6751f | bellard | |
40 | 28b6751f | bellard | typedef void (GenOpFunc)(void); |
41 | 28b6751f | bellard | |
42 | 28b6751f | bellard | #define GEN8(func, NAME) \
|
43 | 28b6751f | bellard | static GenOpFunc *NAME ## _table [8] = {\ |
44 | 28b6751f | bellard | NAME ## 0, NAME ## 1, NAME ## 2, NAME ## 3,\ |
45 | 28b6751f | bellard | NAME ## 4, NAME ## 5, NAME ## 6, NAME ## 7,\ |
46 | 28b6751f | bellard | };\ |
47 | 28b6751f | bellard | static inline void func(int n)\ |
48 | 28b6751f | bellard | {\ |
49 | 28b6751f | bellard | NAME ## _table[n]();\ |
50 | 28b6751f | bellard | } |
51 | 28b6751f | bellard | |
52 | 28b6751f | bellard | #define GEN32(func, NAME) \
|
53 | 28b6751f | bellard | static GenOpFunc *NAME ## _table [32] = {\ |
54 | 28b6751f | bellard | NAME ## 0, NAME ## 1, NAME ## 2, NAME ## 3,\ |
55 | 28b6751f | bellard | NAME ## 4, NAME ## 5, NAME ## 6, NAME ## 7,\ |
56 | 28b6751f | bellard | NAME ## 8, NAME ## 9, NAME ## 10, NAME ## 11,\ |
57 | 28b6751f | bellard | NAME ## 12, NAME ## 13, NAME ## 14, NAME ## 15,\ |
58 | 28b6751f | bellard | NAME ## 16, NAME ## 17, NAME ## 18, NAME ## 19,\ |
59 | 28b6751f | bellard | NAME ## 20, NAME ## 21, NAME ## 22, NAME ## 23,\ |
60 | 28b6751f | bellard | NAME ## 24, NAME ## 25, NAME ## 26, NAME ## 27,\ |
61 | 28b6751f | bellard | NAME ## 28, NAME ## 29, NAME ## 30, NAME ## 31,\ |
62 | 28b6751f | bellard | };\ |
63 | 28b6751f | bellard | static inline void func(int n)\ |
64 | 28b6751f | bellard | {\ |
65 | 28b6751f | bellard | NAME ## _table[n]();\ |
66 | 28b6751f | bellard | } |
67 | 28b6751f | bellard | |
68 | 28b6751f | bellard | GEN8(gen_op_load_crf_T0, gen_op_load_crf_T0_crf) |
69 | 28b6751f | bellard | GEN8(gen_op_load_crf_T1, gen_op_load_crf_T1_crf) |
70 | 28b6751f | bellard | GEN8(gen_op_store_T0_crf, gen_op_store_T0_crf_crf) |
71 | 28b6751f | bellard | GEN8(gen_op_store_T1_crf, gen_op_store_T1_crf_crf) |
72 | 28b6751f | bellard | |
73 | 28b6751f | bellard | GEN32(gen_op_load_gpr_T0, gen_op_load_gpr_T0_gpr) |
74 | 28b6751f | bellard | GEN32(gen_op_load_gpr_T1, gen_op_load_gpr_T1_gpr) |
75 | 28b6751f | bellard | GEN32(gen_op_load_gpr_T2, gen_op_load_gpr_T2_gpr) |
76 | 28b6751f | bellard | |
77 | 28b6751f | bellard | GEN32(gen_op_store_T0_gpr, gen_op_store_T0_gpr_gpr) |
78 | 28b6751f | bellard | GEN32(gen_op_store_T1_gpr, gen_op_store_T1_gpr_gpr) |
79 | 28b6751f | bellard | GEN32(gen_op_store_T2_gpr, gen_op_store_T2_gpr_gpr) |
80 | 28b6751f | bellard | |
81 | 28b6751f | bellard | GEN32(gen_op_load_FT0_fpr, gen_op_load_FT0_fpr) |
82 | 28b6751f | bellard | GEN32(gen_op_store_FT0_fpr, gen_op_store_FT0_fpr) |
83 | 79aceca5 | bellard | |
84 | 79aceca5 | bellard | static uint8_t spr_access[1024 / 2]; |
85 | 79aceca5 | bellard | |
86 | 79aceca5 | bellard | /* internal defines */
|
87 | 79aceca5 | bellard | typedef struct DisasContext { |
88 | 79aceca5 | bellard | struct TranslationBlock *tb;
|
89 | 79aceca5 | bellard | uint32_t *nip; |
90 | 79aceca5 | bellard | uint32_t opcode; |
91 | 79aceca5 | bellard | int exception;
|
92 | 79aceca5 | bellard | int retcode;
|
93 | 79aceca5 | bellard | /* Time base */
|
94 | 79aceca5 | bellard | uint32_t tb_offset; |
95 | 79aceca5 | bellard | int supervisor;
|
96 | 79aceca5 | bellard | } DisasContext; |
97 | 79aceca5 | bellard | |
98 | 79aceca5 | bellard | typedef struct opc_handler_t { |
99 | 79aceca5 | bellard | /* invalid bits */
|
100 | 79aceca5 | bellard | uint32_t inval; |
101 | 79aceca5 | bellard | /* handler */
|
102 | 79aceca5 | bellard | void (*handler)(DisasContext *ctx);
|
103 | 79aceca5 | bellard | } opc_handler_t; |
104 | 79aceca5 | bellard | |
105 | 79aceca5 | bellard | #define SET_RETVAL(n) \
|
106 | 79aceca5 | bellard | do { \
|
107 | 79aceca5 | bellard | if ((n) != 0) { \ |
108 | 79aceca5 | bellard | ctx->exception = (n); \ |
109 | 79aceca5 | bellard | } \ |
110 | 79aceca5 | bellard | return; \
|
111 | 79aceca5 | bellard | } while (0) |
112 | 79aceca5 | bellard | |
113 | 79aceca5 | bellard | #define GET_RETVAL(func, __opcode) \
|
114 | 79aceca5 | bellard | ({ \ |
115 | 79aceca5 | bellard | (func)(&ctx); \ |
116 | 79aceca5 | bellard | ctx.exception; \ |
117 | 79aceca5 | bellard | }) |
118 | 79aceca5 | bellard | |
119 | 79aceca5 | bellard | #define GEN_HANDLER(name, opc1, opc2, opc3, inval, type) \
|
120 | 79aceca5 | bellard | static void gen_##name (DisasContext *ctx); \ |
121 | 79aceca5 | bellard | GEN_OPCODE(name, opc1, opc2, opc3, inval, type); \ |
122 | 79aceca5 | bellard | static void gen_##name (DisasContext *ctx) |
123 | 79aceca5 | bellard | |
124 | 79aceca5 | bellard | /* Instruction types */
|
125 | 79aceca5 | bellard | enum {
|
126 | 79aceca5 | bellard | PPC_INTEGER = 0x0001, /* CPU has integer operations instructions */ |
127 | 79aceca5 | bellard | PPC_FLOAT = 0x0002, /* CPU has floating point operations instructions */ |
128 | 79aceca5 | bellard | PPC_FLOW = 0x0004, /* CPU has flow control instructions */ |
129 | 79aceca5 | bellard | PPC_MEM = 0x0008, /* CPU has virtual memory instructions */ |
130 | 79aceca5 | bellard | PPC_MISC = 0x0010, /* CPU has spr/msr access instructions */ |
131 | 79aceca5 | bellard | PPC_EXTERN = 0x0020, /* CPU has external control instructions */ |
132 | 79aceca5 | bellard | PPC_SEGMENT = 0x0040, /* CPU has memory segment instructions */ |
133 | 79aceca5 | bellard | }; |
134 | 79aceca5 | bellard | |
135 | 79aceca5 | bellard | typedef struct opcode_t { |
136 | 79aceca5 | bellard | unsigned char opc1, opc2, opc3; |
137 | 79aceca5 | bellard | uint32_t type; |
138 | 79aceca5 | bellard | opc_handler_t handler; |
139 | 79aceca5 | bellard | } opcode_t; |
140 | 79aceca5 | bellard | |
141 | 79aceca5 | bellard | /* XXX: move that elsewhere */
|
142 | 79aceca5 | bellard | extern FILE *logfile;
|
143 | 79aceca5 | bellard | extern int loglevel; |
144 | 79aceca5 | bellard | |
145 | 79aceca5 | bellard | /* XXX: shouldn't stay all alone here ! */
|
146 | 79aceca5 | bellard | static int reserve = 0; |
147 | 79aceca5 | bellard | |
148 | 79aceca5 | bellard | /*** Instruction decoding ***/
|
149 | 79aceca5 | bellard | #define EXTRACT_HELPER(name, shift, nb) \
|
150 | 79aceca5 | bellard | static inline uint32_t name (uint32_t opcode) \ |
151 | 79aceca5 | bellard | { \ |
152 | 79aceca5 | bellard | return (opcode >> (shift)) & ((1 << (nb)) - 1); \ |
153 | 79aceca5 | bellard | } |
154 | 79aceca5 | bellard | |
155 | 79aceca5 | bellard | #define EXTRACT_SHELPER(name, shift, nb) \
|
156 | 79aceca5 | bellard | static inline int32_t name (uint32_t opcode) \ |
157 | 79aceca5 | bellard | { \ |
158 | 79aceca5 | bellard | return s_ext16((opcode >> (shift)) & ((1 << (nb)) - 1)); \ |
159 | 79aceca5 | bellard | } |
160 | 79aceca5 | bellard | |
161 | 79aceca5 | bellard | /* Opcode part 1 */
|
162 | 79aceca5 | bellard | EXTRACT_HELPER(opc1, 26, 6); |
163 | 79aceca5 | bellard | /* Opcode part 2 */
|
164 | 79aceca5 | bellard | EXTRACT_HELPER(opc2, 1, 5); |
165 | 79aceca5 | bellard | /* Opcode part 3 */
|
166 | 79aceca5 | bellard | EXTRACT_HELPER(opc3, 6, 5); |
167 | 79aceca5 | bellard | /* Update Cr0 flags */
|
168 | 79aceca5 | bellard | EXTRACT_HELPER(Rc, 0, 1); |
169 | 79aceca5 | bellard | /* Destination */
|
170 | 79aceca5 | bellard | EXTRACT_HELPER(rD, 21, 5); |
171 | 79aceca5 | bellard | /* Source */
|
172 | 79aceca5 | bellard | EXTRACT_HELPER(rS, 21, 5); |
173 | 79aceca5 | bellard | /* First operand */
|
174 | 79aceca5 | bellard | EXTRACT_HELPER(rA, 16, 5); |
175 | 79aceca5 | bellard | /* Second operand */
|
176 | 79aceca5 | bellard | EXTRACT_HELPER(rB, 11, 5); |
177 | 79aceca5 | bellard | /* Third operand */
|
178 | 79aceca5 | bellard | EXTRACT_HELPER(rC, 6, 5); |
179 | 79aceca5 | bellard | /*** Get CRn ***/
|
180 | 79aceca5 | bellard | EXTRACT_HELPER(crfD, 23, 3); |
181 | 79aceca5 | bellard | EXTRACT_HELPER(crfS, 18, 3); |
182 | 79aceca5 | bellard | EXTRACT_HELPER(crbD, 21, 5); |
183 | 79aceca5 | bellard | EXTRACT_HELPER(crbA, 16, 5); |
184 | 79aceca5 | bellard | EXTRACT_HELPER(crbB, 11, 5); |
185 | 79aceca5 | bellard | /* SPR / TBL */
|
186 | 79aceca5 | bellard | EXTRACT_HELPER(SPR, 11, 10); |
187 | 79aceca5 | bellard | /*** Get constants ***/
|
188 | 79aceca5 | bellard | EXTRACT_HELPER(IMM, 12, 8); |
189 | 79aceca5 | bellard | /* 16 bits signed immediate value */
|
190 | 79aceca5 | bellard | EXTRACT_SHELPER(SIMM, 0, 16); |
191 | 79aceca5 | bellard | /* 16 bits unsigned immediate value */
|
192 | 79aceca5 | bellard | EXTRACT_HELPER(UIMM, 0, 16); |
193 | 79aceca5 | bellard | /* Bit count */
|
194 | 79aceca5 | bellard | EXTRACT_HELPER(NB, 11, 5); |
195 | 79aceca5 | bellard | /* Shift count */
|
196 | 79aceca5 | bellard | EXTRACT_HELPER(SH, 11, 5); |
197 | 79aceca5 | bellard | /* Mask start */
|
198 | 79aceca5 | bellard | EXTRACT_HELPER(MB, 6, 5); |
199 | 79aceca5 | bellard | /* Mask end */
|
200 | 79aceca5 | bellard | EXTRACT_HELPER(ME, 1, 5); |
201 | 79aceca5 | bellard | |
202 | 79aceca5 | bellard | EXTRACT_HELPER(CRM, 12, 8); |
203 | 79aceca5 | bellard | EXTRACT_HELPER(FM, 17, 8); |
204 | 79aceca5 | bellard | EXTRACT_HELPER(SR, 16, 4); |
205 | 79aceca5 | bellard | /*** Jump target decoding ***/
|
206 | 79aceca5 | bellard | /* Displacement */
|
207 | 79aceca5 | bellard | EXTRACT_SHELPER(d, 0, 16); |
208 | 79aceca5 | bellard | /* Immediate address */
|
209 | 79aceca5 | bellard | static inline uint32_t LI (uint32_t opcode) |
210 | 79aceca5 | bellard | { |
211 | 79aceca5 | bellard | return (opcode >> 0) & 0x03FFFFFC; |
212 | 79aceca5 | bellard | } |
213 | 79aceca5 | bellard | |
214 | 79aceca5 | bellard | static inline uint32_t BD (uint32_t opcode) |
215 | 79aceca5 | bellard | { |
216 | 79aceca5 | bellard | return (opcode >> 0) & 0xFFFC; |
217 | 79aceca5 | bellard | } |
218 | 79aceca5 | bellard | |
219 | 79aceca5 | bellard | EXTRACT_HELPER(BO, 21, 5); |
220 | 79aceca5 | bellard | EXTRACT_HELPER(BI, 16, 5); |
221 | 79aceca5 | bellard | /* Absolute/relative address */
|
222 | 79aceca5 | bellard | EXTRACT_HELPER(AA, 1, 1); |
223 | 79aceca5 | bellard | /* Link */
|
224 | 79aceca5 | bellard | EXTRACT_HELPER(LK, 0, 1); |
225 | 79aceca5 | bellard | |
226 | 79aceca5 | bellard | /* Create a mask between <start> and <end> bits */
|
227 | 79aceca5 | bellard | static inline uint32_t MASK (uint32_t start, uint32_t end) |
228 | 79aceca5 | bellard | { |
229 | 79aceca5 | bellard | uint32_t ret; |
230 | 79aceca5 | bellard | |
231 | 79aceca5 | bellard | ret = (((uint32_t)(-1)) >> (start)) ^ (((uint32_t)(-1) >> (end)) >> 1); |
232 | 79aceca5 | bellard | if (start > end)
|
233 | 79aceca5 | bellard | return ~ret;
|
234 | 79aceca5 | bellard | |
235 | 79aceca5 | bellard | return ret;
|
236 | 79aceca5 | bellard | } |
237 | 79aceca5 | bellard | |
238 | 79aceca5 | bellard | #define GEN_OPCODE(name, op1, op2, op3, invl, _typ) \
|
239 | 79aceca5 | bellard | __attribute__ ((section(".opcodes"), unused)) \
|
240 | 79aceca5 | bellard | static opcode_t opc_##name = { \ |
241 | 79aceca5 | bellard | .opc1 = op1, \ |
242 | 79aceca5 | bellard | .opc2 = op2, \ |
243 | 79aceca5 | bellard | .opc3 = op3, \ |
244 | 79aceca5 | bellard | .type = _typ, \ |
245 | 79aceca5 | bellard | .handler = { \ |
246 | 79aceca5 | bellard | .inval = invl, \ |
247 | 79aceca5 | bellard | .handler = &gen_##name, \ |
248 | 79aceca5 | bellard | }, \ |
249 | 79aceca5 | bellard | } |
250 | 79aceca5 | bellard | |
251 | 79aceca5 | bellard | #define GEN_OPCODE_MARK(name) \
|
252 | 79aceca5 | bellard | __attribute__ ((section(".opcodes"), unused)) \
|
253 | 79aceca5 | bellard | static opcode_t opc_##name = { \ |
254 | 79aceca5 | bellard | .opc1 = 0xFF, \
|
255 | 79aceca5 | bellard | .opc2 = 0xFF, \
|
256 | 79aceca5 | bellard | .opc3 = 0xFF, \
|
257 | 79aceca5 | bellard | .type = 0x00, \
|
258 | 79aceca5 | bellard | .handler = { \ |
259 | 79aceca5 | bellard | .inval = 0x00000000, \
|
260 | 79aceca5 | bellard | .handler = NULL, \
|
261 | 79aceca5 | bellard | }, \ |
262 | 79aceca5 | bellard | } |
263 | 79aceca5 | bellard | |
264 | 79aceca5 | bellard | /* Start opcode list */
|
265 | 79aceca5 | bellard | GEN_OPCODE_MARK(start); |
266 | 79aceca5 | bellard | |
267 | 79aceca5 | bellard | /* Invalid instruction */
|
268 | 79aceca5 | bellard | GEN_HANDLER(invalid, 0x00, 0x00, 0x00, 0xFFFFFFFF, 0) |
269 | 79aceca5 | bellard | { |
270 | 79aceca5 | bellard | /* Branch to next instruction to force nip update */
|
271 | 79aceca5 | bellard | gen_op_b((uint32_t)ctx->nip); |
272 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
273 | 79aceca5 | bellard | } |
274 | 79aceca5 | bellard | |
275 | 79aceca5 | bellard | static opc_handler_t invalid_handler = {
|
276 | 79aceca5 | bellard | .inval = 0xFFFFFFFF,
|
277 | 79aceca5 | bellard | .handler = gen_invalid, |
278 | 79aceca5 | bellard | }; |
279 | 79aceca5 | bellard | |
280 | 79aceca5 | bellard | /*** Integer arithmetic ***/
|
281 | 79aceca5 | bellard | #define __GEN_INT_ARITH2(name, opc1, opc2, opc3, inval) \
|
282 | 79aceca5 | bellard | GEN_HANDLER(name, opc1, opc2, opc3, inval, PPC_INTEGER) \ |
283 | 79aceca5 | bellard | { \ |
284 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
285 | 79aceca5 | bellard | gen_op_load_gpr_T1(rB(ctx->opcode)); \ |
286 | 79aceca5 | bellard | gen_op_##name(); \ |
287 | 79aceca5 | bellard | if (Rc(ctx->opcode) != 0) \ |
288 | 79aceca5 | bellard | gen_op_set_Rc0(); \ |
289 | 79aceca5 | bellard | gen_op_store_T0_gpr(rD(ctx->opcode)); \ |
290 | 79aceca5 | bellard | SET_RETVAL(0); \
|
291 | 79aceca5 | bellard | } |
292 | 79aceca5 | bellard | |
293 | 79aceca5 | bellard | #define __GEN_INT_ARITH2_O(name, opc1, opc2, opc3, inval) \
|
294 | 79aceca5 | bellard | GEN_HANDLER(name, opc1, opc2, opc3, inval, PPC_INTEGER) \ |
295 | 79aceca5 | bellard | { \ |
296 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
297 | 79aceca5 | bellard | gen_op_load_gpr_T1(rB(ctx->opcode)); \ |
298 | 79aceca5 | bellard | gen_op_##name(); \ |
299 | 79aceca5 | bellard | if (Rc(ctx->opcode) != 0) \ |
300 | 79aceca5 | bellard | gen_op_set_Rc0_ov(); \ |
301 | 79aceca5 | bellard | gen_op_store_T0_gpr(rD(ctx->opcode)); \ |
302 | 79aceca5 | bellard | SET_RETVAL(0); \
|
303 | 79aceca5 | bellard | } |
304 | 79aceca5 | bellard | |
305 | 79aceca5 | bellard | #define __GEN_INT_ARITH1(name, opc1, opc2, opc3) \
|
306 | 79aceca5 | bellard | GEN_HANDLER(name, opc1, opc2, opc3, 0x0000F800, PPC_INTEGER) \
|
307 | 79aceca5 | bellard | { \ |
308 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
309 | 79aceca5 | bellard | gen_op_##name(); \ |
310 | 79aceca5 | bellard | if (Rc(ctx->opcode) != 0) \ |
311 | 79aceca5 | bellard | gen_op_set_Rc0(); \ |
312 | 79aceca5 | bellard | gen_op_store_T0_gpr(rD(ctx->opcode)); \ |
313 | 79aceca5 | bellard | SET_RETVAL(0); \
|
314 | 79aceca5 | bellard | } |
315 | 79aceca5 | bellard | #define __GEN_INT_ARITH1_O(name, opc1, opc2, opc3) \
|
316 | 79aceca5 | bellard | GEN_HANDLER(name, opc1, opc2, opc3, 0x0000F800, PPC_INTEGER) \
|
317 | 79aceca5 | bellard | { \ |
318 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
319 | 79aceca5 | bellard | gen_op_##name(); \ |
320 | 79aceca5 | bellard | if (Rc(ctx->opcode) != 0) \ |
321 | 79aceca5 | bellard | gen_op_set_Rc0_ov(); \ |
322 | 79aceca5 | bellard | gen_op_store_T0_gpr(rD(ctx->opcode)); \ |
323 | 79aceca5 | bellard | SET_RETVAL(0); \
|
324 | 79aceca5 | bellard | } |
325 | 79aceca5 | bellard | |
326 | 79aceca5 | bellard | /* Two operands arithmetic functions */
|
327 | 79aceca5 | bellard | #define GEN_INT_ARITH2(name, opc1, opc2, opc3) \
|
328 | 79aceca5 | bellard | __GEN_INT_ARITH2(name, opc1, opc2, opc3, 0x00000000) \
|
329 | 79aceca5 | bellard | __GEN_INT_ARITH2_O(name##o, opc1, opc2, opc3 | 0x10, 0x00000000) |
330 | 79aceca5 | bellard | |
331 | 79aceca5 | bellard | /* Two operands arithmetic functions with no overflow allowed */
|
332 | 79aceca5 | bellard | #define GEN_INT_ARITHN(name, opc1, opc2, opc3) \
|
333 | 79aceca5 | bellard | __GEN_INT_ARITH2(name, opc1, opc2, opc3, 0x00000400)
|
334 | 79aceca5 | bellard | |
335 | 79aceca5 | bellard | /* One operand arithmetic functions */
|
336 | 79aceca5 | bellard | #define GEN_INT_ARITH1(name, opc1, opc2, opc3) \
|
337 | 79aceca5 | bellard | __GEN_INT_ARITH1(name, opc1, opc2, opc3) \ |
338 | 79aceca5 | bellard | __GEN_INT_ARITH1_O(name##o, opc1, opc2, opc3 | 0x10) |
339 | 79aceca5 | bellard | |
340 | 79aceca5 | bellard | /* add add. addo addo. */
|
341 | 79aceca5 | bellard | GEN_INT_ARITH2 (add, 0x1F, 0x0A, 0x08); |
342 | 79aceca5 | bellard | /* addc addc. addco addco. */
|
343 | 79aceca5 | bellard | GEN_INT_ARITH2 (addc, 0x1F, 0x0A, 0x00); |
344 | 79aceca5 | bellard | /* adde adde. addeo addeo. */
|
345 | 79aceca5 | bellard | GEN_INT_ARITH2 (adde, 0x1F, 0x0A, 0x04); |
346 | 79aceca5 | bellard | /* addme addme. addmeo addmeo. */
|
347 | 79aceca5 | bellard | GEN_INT_ARITH1 (addme, 0x1F, 0x0A, 0x07); |
348 | 79aceca5 | bellard | /* addze addze. addzeo addzeo. */
|
349 | 79aceca5 | bellard | GEN_INT_ARITH1 (addze, 0x1F, 0x0A, 0x06); |
350 | 79aceca5 | bellard | /* divw divw. divwo divwo. */
|
351 | 79aceca5 | bellard | GEN_INT_ARITH2 (divw, 0x1F, 0x0B, 0x0F); |
352 | 79aceca5 | bellard | /* divwu divwu. divwuo divwuo. */
|
353 | 79aceca5 | bellard | GEN_INT_ARITH2 (divwu, 0x1F, 0x0B, 0x0E); |
354 | 79aceca5 | bellard | /* mulhw mulhw. */
|
355 | 79aceca5 | bellard | GEN_INT_ARITHN (mulhw, 0x1F, 0x0B, 0x02); |
356 | 79aceca5 | bellard | /* mulhwu mulhwu. */
|
357 | 79aceca5 | bellard | GEN_INT_ARITHN (mulhwu, 0x1F, 0x0B, 0x00); |
358 | 79aceca5 | bellard | /* mullw mullw. mullwo mullwo. */
|
359 | 79aceca5 | bellard | GEN_INT_ARITH2 (mullw, 0x1F, 0x0B, 0x07); |
360 | 79aceca5 | bellard | /* neg neg. nego nego. */
|
361 | 79aceca5 | bellard | GEN_INT_ARITH1 (neg, 0x1F, 0x08, 0x03); |
362 | 79aceca5 | bellard | /* subf subf. subfo subfo. */
|
363 | 79aceca5 | bellard | GEN_INT_ARITH2 (subf, 0x1F, 0x08, 0x01); |
364 | 79aceca5 | bellard | /* subfc subfc. subfco subfco. */
|
365 | 79aceca5 | bellard | GEN_INT_ARITH2 (subfc, 0x1F, 0x08, 0x00); |
366 | 79aceca5 | bellard | /* subfe subfe. subfeo subfeo. */
|
367 | 79aceca5 | bellard | GEN_INT_ARITH2 (subfe, 0x1F, 0x08, 0x04); |
368 | 79aceca5 | bellard | /* subfme subfme. subfmeo subfmeo. */
|
369 | 79aceca5 | bellard | GEN_INT_ARITH1 (subfme, 0x1F, 0x08, 0x07); |
370 | 79aceca5 | bellard | /* subfze subfze. subfzeo subfzeo. */
|
371 | 79aceca5 | bellard | GEN_INT_ARITH1 (subfze, 0x1F, 0x08, 0x06); |
372 | 79aceca5 | bellard | /* addi */
|
373 | 79aceca5 | bellard | GEN_HANDLER(addi, 0x0E, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) |
374 | 79aceca5 | bellard | { |
375 | 79aceca5 | bellard | int32_t simm = SIMM(ctx->opcode); |
376 | 79aceca5 | bellard | |
377 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { |
378 | 79aceca5 | bellard | gen_op_set_T0(simm); |
379 | 79aceca5 | bellard | } else {
|
380 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); |
381 | 79aceca5 | bellard | gen_op_addi(simm); |
382 | 79aceca5 | bellard | } |
383 | 79aceca5 | bellard | gen_op_store_T0_gpr(rD(ctx->opcode)); |
384 | 79aceca5 | bellard | SET_RETVAL(0);
|
385 | 79aceca5 | bellard | } |
386 | 79aceca5 | bellard | /* addic */
|
387 | 79aceca5 | bellard | GEN_HANDLER(addic, 0x0C, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) |
388 | 79aceca5 | bellard | { |
389 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); |
390 | 79aceca5 | bellard | gen_op_addic(SIMM(ctx->opcode)); |
391 | 79aceca5 | bellard | gen_op_store_T0_gpr(rD(ctx->opcode)); |
392 | 79aceca5 | bellard | SET_RETVAL(0);
|
393 | 79aceca5 | bellard | } |
394 | 79aceca5 | bellard | /* addic. */
|
395 | 79aceca5 | bellard | GEN_HANDLER(addic_, 0x0D, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) |
396 | 79aceca5 | bellard | { |
397 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); |
398 | 79aceca5 | bellard | gen_op_addic(SIMM(ctx->opcode)); |
399 | 79aceca5 | bellard | gen_op_set_Rc0(); |
400 | 79aceca5 | bellard | gen_op_store_T0_gpr(rD(ctx->opcode)); |
401 | 79aceca5 | bellard | SET_RETVAL(0);
|
402 | 79aceca5 | bellard | } |
403 | 79aceca5 | bellard | /* addis */
|
404 | 79aceca5 | bellard | GEN_HANDLER(addis, 0x0F, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) |
405 | 79aceca5 | bellard | { |
406 | 79aceca5 | bellard | int32_t simm = SIMM(ctx->opcode); |
407 | 79aceca5 | bellard | |
408 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { |
409 | 79aceca5 | bellard | gen_op_set_T0(simm << 16);
|
410 | 79aceca5 | bellard | } else {
|
411 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); |
412 | 79aceca5 | bellard | gen_op_addi(simm << 16);
|
413 | 79aceca5 | bellard | } |
414 | 79aceca5 | bellard | gen_op_store_T0_gpr(rD(ctx->opcode)); |
415 | 79aceca5 | bellard | SET_RETVAL(0);
|
416 | 79aceca5 | bellard | } |
417 | 79aceca5 | bellard | /* mulli */
|
418 | 79aceca5 | bellard | GEN_HANDLER(mulli, 0x07, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) |
419 | 79aceca5 | bellard | { |
420 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); |
421 | 79aceca5 | bellard | gen_op_mulli(SIMM(ctx->opcode)); |
422 | 79aceca5 | bellard | gen_op_store_T0_gpr(rD(ctx->opcode)); |
423 | 79aceca5 | bellard | SET_RETVAL(0);
|
424 | 79aceca5 | bellard | } |
425 | 79aceca5 | bellard | /* subfic */
|
426 | 79aceca5 | bellard | GEN_HANDLER(subfic, 0x08, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) |
427 | 79aceca5 | bellard | { |
428 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); |
429 | 79aceca5 | bellard | gen_op_subfic(SIMM(ctx->opcode)); |
430 | 79aceca5 | bellard | gen_op_store_T0_gpr(rD(ctx->opcode)); |
431 | 79aceca5 | bellard | SET_RETVAL(0);
|
432 | 79aceca5 | bellard | } |
433 | 79aceca5 | bellard | |
434 | 79aceca5 | bellard | /*** Integer comparison ***/
|
435 | 79aceca5 | bellard | #define GEN_CMP(name, opc) \
|
436 | 79aceca5 | bellard | GEN_HANDLER(name, 0x1F, 0x00, opc, 0x00400000, PPC_INTEGER) \ |
437 | 79aceca5 | bellard | { \ |
438 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
439 | 79aceca5 | bellard | gen_op_load_gpr_T1(rB(ctx->opcode)); \ |
440 | 79aceca5 | bellard | gen_op_##name(); \ |
441 | 79aceca5 | bellard | gen_op_store_T0_crf(crfD(ctx->opcode)); \ |
442 | 79aceca5 | bellard | SET_RETVAL(0); \
|
443 | 79aceca5 | bellard | } |
444 | 79aceca5 | bellard | |
445 | 79aceca5 | bellard | /* cmp */
|
446 | 79aceca5 | bellard | GEN_CMP(cmp, 0x00);
|
447 | 79aceca5 | bellard | /* cmpi */
|
448 | 79aceca5 | bellard | GEN_HANDLER(cmpi, 0x0B, 0xFF, 0xFF, 0x00400000, PPC_INTEGER) |
449 | 79aceca5 | bellard | { |
450 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); |
451 | 79aceca5 | bellard | gen_op_cmpi(SIMM(ctx->opcode)); |
452 | 79aceca5 | bellard | gen_op_store_T0_crf(crfD(ctx->opcode)); |
453 | 79aceca5 | bellard | SET_RETVAL(0);
|
454 | 79aceca5 | bellard | } |
455 | 79aceca5 | bellard | /* cmpl */
|
456 | 79aceca5 | bellard | GEN_CMP(cmpl, 0x01);
|
457 | 79aceca5 | bellard | /* cmpli */
|
458 | 79aceca5 | bellard | GEN_HANDLER(cmpli, 0x0A, 0xFF, 0xFF, 0x00400000, PPC_INTEGER) |
459 | 79aceca5 | bellard | { |
460 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); |
461 | 79aceca5 | bellard | gen_op_cmpli(UIMM(ctx->opcode)); |
462 | 79aceca5 | bellard | gen_op_store_T0_crf(crfD(ctx->opcode)); |
463 | 79aceca5 | bellard | SET_RETVAL(0);
|
464 | 79aceca5 | bellard | } |
465 | 79aceca5 | bellard | |
466 | 79aceca5 | bellard | /*** Integer logical ***/
|
467 | 79aceca5 | bellard | #define __GEN_LOGICAL2(name, opc2, opc3) \
|
468 | 79aceca5 | bellard | GEN_HANDLER(name, 0x1F, opc2, opc3, 0x00000000, PPC_INTEGER) \ |
469 | 79aceca5 | bellard | { \ |
470 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode)); \ |
471 | 79aceca5 | bellard | gen_op_load_gpr_T1(rB(ctx->opcode)); \ |
472 | 79aceca5 | bellard | gen_op_##name(); \ |
473 | 79aceca5 | bellard | if (Rc(ctx->opcode) != 0) \ |
474 | 79aceca5 | bellard | gen_op_set_Rc0(); \ |
475 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); \ |
476 | 79aceca5 | bellard | SET_RETVAL(0); \
|
477 | 79aceca5 | bellard | } |
478 | 79aceca5 | bellard | #define GEN_LOGICAL2(name, opc) \
|
479 | 79aceca5 | bellard | __GEN_LOGICAL2(name, 0x1C, opc)
|
480 | 79aceca5 | bellard | |
481 | 79aceca5 | bellard | #define GEN_LOGICAL1(name, opc) \
|
482 | 79aceca5 | bellard | GEN_HANDLER(name, 0x1F, 0x1A, opc, 0x00000000, PPC_INTEGER) \ |
483 | 79aceca5 | bellard | { \ |
484 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode)); \ |
485 | 79aceca5 | bellard | gen_op_##name(); \ |
486 | 79aceca5 | bellard | if (Rc(ctx->opcode) != 0) \ |
487 | 79aceca5 | bellard | gen_op_set_Rc0(); \ |
488 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); \ |
489 | 79aceca5 | bellard | SET_RETVAL(0); \
|
490 | 79aceca5 | bellard | } |
491 | 79aceca5 | bellard | |
492 | 79aceca5 | bellard | /* and & and. */
|
493 | 79aceca5 | bellard | GEN_LOGICAL2(and, 0x00);
|
494 | 79aceca5 | bellard | /* andc & andc. */
|
495 | 79aceca5 | bellard | GEN_LOGICAL2(andc, 0x01);
|
496 | 79aceca5 | bellard | /* andi. */
|
497 | 79aceca5 | bellard | GEN_HANDLER(andi_, 0x1C, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) |
498 | 79aceca5 | bellard | { |
499 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode)); |
500 | 79aceca5 | bellard | gen_op_andi_(UIMM(ctx->opcode)); |
501 | 79aceca5 | bellard | gen_op_set_Rc0(); |
502 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); |
503 | 79aceca5 | bellard | SET_RETVAL(0);
|
504 | 79aceca5 | bellard | } |
505 | 79aceca5 | bellard | /* andis. */
|
506 | 79aceca5 | bellard | GEN_HANDLER(andis_, 0x1D, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) |
507 | 79aceca5 | bellard | { |
508 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode)); |
509 | 79aceca5 | bellard | gen_op_andi_(UIMM(ctx->opcode) << 16);
|
510 | 79aceca5 | bellard | gen_op_set_Rc0(); |
511 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); |
512 | 79aceca5 | bellard | SET_RETVAL(0);
|
513 | 79aceca5 | bellard | } |
514 | 79aceca5 | bellard | |
515 | 79aceca5 | bellard | /* cntlzw */
|
516 | 79aceca5 | bellard | GEN_LOGICAL1(cntlzw, 0x00);
|
517 | 79aceca5 | bellard | /* eqv & eqv. */
|
518 | 79aceca5 | bellard | GEN_LOGICAL2(eqv, 0x08);
|
519 | 79aceca5 | bellard | /* extsb & extsb. */
|
520 | 79aceca5 | bellard | GEN_LOGICAL1(extsb, 0x1D);
|
521 | 79aceca5 | bellard | /* extsh & extsh. */
|
522 | 79aceca5 | bellard | GEN_LOGICAL1(extsh, 0x1C);
|
523 | 79aceca5 | bellard | /* nand & nand. */
|
524 | 79aceca5 | bellard | GEN_LOGICAL2(nand, 0x0E);
|
525 | 79aceca5 | bellard | /* nor & nor. */
|
526 | 79aceca5 | bellard | GEN_LOGICAL2(nor, 0x03);
|
527 | 79aceca5 | bellard | /* or & or. */
|
528 | 79aceca5 | bellard | GEN_LOGICAL2(or, 0x0D);
|
529 | 79aceca5 | bellard | /* orc & orc. */
|
530 | 79aceca5 | bellard | GEN_LOGICAL2(orc, 0x0C);
|
531 | 79aceca5 | bellard | /* xor & xor. */
|
532 | 79aceca5 | bellard | GEN_LOGICAL2(xor, 0x09);
|
533 | 79aceca5 | bellard | /* ori */
|
534 | 79aceca5 | bellard | GEN_HANDLER(ori, 0x18, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) |
535 | 79aceca5 | bellard | { |
536 | 79aceca5 | bellard | uint32_t uimm = UIMM(ctx->opcode); |
537 | 79aceca5 | bellard | |
538 | 79aceca5 | bellard | #if 0
|
539 | 79aceca5 | bellard | if (uimm == 0) {
|
540 | 79aceca5 | bellard | if (rA(ctx->opcode) != rS(ctx->opcode)) {
|
541 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode));
|
542 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode));
|
543 | 79aceca5 | bellard | }
|
544 | 79aceca5 | bellard | } else
|
545 | 79aceca5 | bellard | #endif
|
546 | 79aceca5 | bellard | { |
547 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode)); |
548 | 79aceca5 | bellard | gen_op_ori(uimm); |
549 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); |
550 | 79aceca5 | bellard | } |
551 | 79aceca5 | bellard | SET_RETVAL(0);
|
552 | 79aceca5 | bellard | } |
553 | 79aceca5 | bellard | /* oris */
|
554 | 79aceca5 | bellard | GEN_HANDLER(oris, 0x19, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) |
555 | 79aceca5 | bellard | { |
556 | 79aceca5 | bellard | uint32_t uimm = UIMM(ctx->opcode); |
557 | 79aceca5 | bellard | |
558 | 79aceca5 | bellard | #if 0
|
559 | 79aceca5 | bellard | if (uimm == 0) {
|
560 | 79aceca5 | bellard | if (rA(ctx->opcode) != rS(ctx->opcode)) {
|
561 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode));
|
562 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode));
|
563 | 79aceca5 | bellard | }
|
564 | 79aceca5 | bellard | } else
|
565 | 79aceca5 | bellard | #endif
|
566 | 79aceca5 | bellard | { |
567 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode)); |
568 | 79aceca5 | bellard | gen_op_ori(uimm << 16);
|
569 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); |
570 | 79aceca5 | bellard | } |
571 | 79aceca5 | bellard | SET_RETVAL(0);
|
572 | 79aceca5 | bellard | } |
573 | 79aceca5 | bellard | /* xori */
|
574 | 79aceca5 | bellard | GEN_HANDLER(xori, 0x1A, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) |
575 | 79aceca5 | bellard | { |
576 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode)); |
577 | 79aceca5 | bellard | gen_op_xori(UIMM(ctx->opcode)); |
578 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); |
579 | 79aceca5 | bellard | SET_RETVAL(0);
|
580 | 79aceca5 | bellard | } |
581 | 79aceca5 | bellard | |
582 | 79aceca5 | bellard | /* xoris */
|
583 | 79aceca5 | bellard | GEN_HANDLER(xoris, 0x1B, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) |
584 | 79aceca5 | bellard | { |
585 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode)); |
586 | 79aceca5 | bellard | gen_op_xori(UIMM(ctx->opcode) << 16);
|
587 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); |
588 | 79aceca5 | bellard | SET_RETVAL(0);
|
589 | 79aceca5 | bellard | } |
590 | 79aceca5 | bellard | |
591 | 79aceca5 | bellard | /*** Integer rotate ***/
|
592 | 79aceca5 | bellard | /* rlwimi & rlwimi. */
|
593 | 79aceca5 | bellard | GEN_HANDLER(rlwimi, 0x14, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) |
594 | 79aceca5 | bellard | { |
595 | 79aceca5 | bellard | uint32_t mb, me; |
596 | 79aceca5 | bellard | |
597 | 79aceca5 | bellard | mb = MB(ctx->opcode); |
598 | 79aceca5 | bellard | me = ME(ctx->opcode); |
599 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode)); |
600 | 79aceca5 | bellard | gen_op_rlwimi(SH(ctx->opcode), MASK(mb, me), ~MASK(mb, me)); |
601 | 79aceca5 | bellard | if (Rc(ctx->opcode) != 0) |
602 | 79aceca5 | bellard | gen_op_set_Rc0(); |
603 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); |
604 | 79aceca5 | bellard | SET_RETVAL(0);
|
605 | 79aceca5 | bellard | } |
606 | 79aceca5 | bellard | /* rlwinm & rlwinm. */
|
607 | 79aceca5 | bellard | GEN_HANDLER(rlwinm, 0x15, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) |
608 | 79aceca5 | bellard | { |
609 | 79aceca5 | bellard | uint32_t mb, me, sh; |
610 | 79aceca5 | bellard | |
611 | 79aceca5 | bellard | sh = SH(ctx->opcode); |
612 | 79aceca5 | bellard | mb = MB(ctx->opcode); |
613 | 79aceca5 | bellard | me = ME(ctx->opcode); |
614 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode)); |
615 | 79aceca5 | bellard | if (loglevel > 0) { |
616 | 79aceca5 | bellard | fprintf(logfile, "%s sh=%u mb=%u me=%u MASK=0x%08x\n",
|
617 | 79aceca5 | bellard | __func__, sh, mb, me, MASK(mb, me)); |
618 | 79aceca5 | bellard | } |
619 | 79aceca5 | bellard | if (mb == 0) { |
620 | 79aceca5 | bellard | if (me == 31) { |
621 | 79aceca5 | bellard | gen_op_rotlwi(sh); |
622 | 79aceca5 | bellard | goto store;
|
623 | 79aceca5 | bellard | } else if (me == (31 - sh)) { |
624 | 79aceca5 | bellard | gen_op_slwi(sh); |
625 | 79aceca5 | bellard | goto store;
|
626 | 79aceca5 | bellard | } else if (sh == 0) { |
627 | 79aceca5 | bellard | gen_op_andi_(MASK(0, me));
|
628 | 79aceca5 | bellard | goto store;
|
629 | 79aceca5 | bellard | } |
630 | 79aceca5 | bellard | } else if (me == 31) { |
631 | 79aceca5 | bellard | if (sh == (32 - mb)) { |
632 | 79aceca5 | bellard | gen_op_srwi(mb); |
633 | 79aceca5 | bellard | goto store;
|
634 | 79aceca5 | bellard | } else if (sh == 0) { |
635 | 79aceca5 | bellard | gen_op_andi_(MASK(mb, 31));
|
636 | 79aceca5 | bellard | goto store;
|
637 | 79aceca5 | bellard | } |
638 | 79aceca5 | bellard | } |
639 | 79aceca5 | bellard | gen_op_rlwinm(sh, MASK(mb, me)); |
640 | 79aceca5 | bellard | store:
|
641 | 79aceca5 | bellard | if (Rc(ctx->opcode) != 0) |
642 | 79aceca5 | bellard | gen_op_set_Rc0(); |
643 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); |
644 | 79aceca5 | bellard | SET_RETVAL(0);
|
645 | 79aceca5 | bellard | } |
646 | 79aceca5 | bellard | /* rlwnm & rlwnm. */
|
647 | 79aceca5 | bellard | GEN_HANDLER(rlwnm, 0x17, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) |
648 | 79aceca5 | bellard | { |
649 | 79aceca5 | bellard | uint32_t mb, me; |
650 | 79aceca5 | bellard | |
651 | 79aceca5 | bellard | mb = MB(ctx->opcode); |
652 | 79aceca5 | bellard | me = ME(ctx->opcode); |
653 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode)); |
654 | 79aceca5 | bellard | gen_op_load_gpr_T1(rB(ctx->opcode)); |
655 | 79aceca5 | bellard | if (mb == 0 && me == 31) { |
656 | 79aceca5 | bellard | gen_op_rotl(); |
657 | 79aceca5 | bellard | } else
|
658 | 79aceca5 | bellard | { |
659 | 79aceca5 | bellard | gen_op_rlwnm(MASK(mb, me)); |
660 | 79aceca5 | bellard | } |
661 | 79aceca5 | bellard | if (Rc(ctx->opcode) != 0) |
662 | 79aceca5 | bellard | gen_op_set_Rc0(); |
663 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); |
664 | 79aceca5 | bellard | SET_RETVAL(0);
|
665 | 79aceca5 | bellard | } |
666 | 79aceca5 | bellard | |
667 | 79aceca5 | bellard | /*** Integer shift ***/
|
668 | 79aceca5 | bellard | /* slw & slw. */
|
669 | 79aceca5 | bellard | __GEN_LOGICAL2(slw, 0x18, 0x00); |
670 | 79aceca5 | bellard | /* sraw & sraw. */
|
671 | 79aceca5 | bellard | __GEN_LOGICAL2(sraw, 0x18, 0x18); |
672 | 79aceca5 | bellard | /* srawi & srawi. */
|
673 | 79aceca5 | bellard | GEN_HANDLER(srawi, 0x1F, 0x18, 0x19, 0x00000000, PPC_INTEGER) |
674 | 79aceca5 | bellard | { |
675 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode)); |
676 | 79aceca5 | bellard | gen_op_srawi(SH(ctx->opcode), MASK(32 - SH(ctx->opcode), 31)); |
677 | 79aceca5 | bellard | if (Rc(ctx->opcode) != 0) |
678 | 79aceca5 | bellard | gen_op_set_Rc0(); |
679 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); |
680 | 79aceca5 | bellard | SET_RETVAL(0);
|
681 | 79aceca5 | bellard | } |
682 | 79aceca5 | bellard | /* srw & srw. */
|
683 | 79aceca5 | bellard | __GEN_LOGICAL2(srw, 0x18, 0x10); |
684 | 79aceca5 | bellard | |
685 | 79aceca5 | bellard | /*** Floating-Point arithmetic ***/
|
686 | 79aceca5 | bellard | /* fadd */
|
687 | 79aceca5 | bellard | GEN_HANDLER(fadd, 0x3F, 0x15, 0xFF, 0x000007C0, PPC_FLOAT) |
688 | 79aceca5 | bellard | { |
689 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
690 | 79aceca5 | bellard | } |
691 | 79aceca5 | bellard | |
692 | 79aceca5 | bellard | /* fadds */
|
693 | 79aceca5 | bellard | GEN_HANDLER(fadds, 0x3B, 0x15, 0xFF, 0x000007C0, PPC_FLOAT) |
694 | 79aceca5 | bellard | { |
695 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
696 | 79aceca5 | bellard | } |
697 | 79aceca5 | bellard | |
698 | 79aceca5 | bellard | /* fdiv */
|
699 | 79aceca5 | bellard | GEN_HANDLER(fdiv, 0x3F, 0x12, 0xFF, 0x000007C0, PPC_FLOAT) |
700 | 79aceca5 | bellard | { |
701 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
702 | 79aceca5 | bellard | } |
703 | 79aceca5 | bellard | |
704 | 79aceca5 | bellard | /* fdivs */
|
705 | 79aceca5 | bellard | GEN_HANDLER(fdivs, 0x3B, 0x12, 0xFF, 0x000007C0, PPC_FLOAT) |
706 | 79aceca5 | bellard | { |
707 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
708 | 79aceca5 | bellard | } |
709 | 79aceca5 | bellard | |
710 | 79aceca5 | bellard | /* fmul */
|
711 | 79aceca5 | bellard | GEN_HANDLER(fmul, 0x3F, 0x19, 0xFF, 0x0000F800, PPC_FLOAT) |
712 | 79aceca5 | bellard | { |
713 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
714 | 79aceca5 | bellard | } |
715 | 79aceca5 | bellard | |
716 | 79aceca5 | bellard | /* fmuls */
|
717 | 79aceca5 | bellard | GEN_HANDLER(fmuls, 0x3B, 0x19, 0xFF, 0x0000F800, PPC_FLOAT) |
718 | 79aceca5 | bellard | { |
719 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
720 | 79aceca5 | bellard | } |
721 | 79aceca5 | bellard | |
722 | 79aceca5 | bellard | /* fres */
|
723 | 79aceca5 | bellard | GEN_HANDLER(fres, 0x3B, 0x18, 0xFF, 0x001807C0, PPC_FLOAT) |
724 | 79aceca5 | bellard | { |
725 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
726 | 79aceca5 | bellard | } |
727 | 79aceca5 | bellard | |
728 | 79aceca5 | bellard | /* frsqrte */
|
729 | 79aceca5 | bellard | GEN_HANDLER(frsqrte, 0x3F, 0x1A, 0xFF, 0x001807C0, PPC_FLOAT) |
730 | 79aceca5 | bellard | { |
731 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
732 | 79aceca5 | bellard | } |
733 | 79aceca5 | bellard | |
734 | 79aceca5 | bellard | /* fsel */
|
735 | 79aceca5 | bellard | GEN_HANDLER(fsel, 0x3F, 0x17, 0xFF, 0x00000000, PPC_FLOAT) |
736 | 79aceca5 | bellard | { |
737 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
738 | 79aceca5 | bellard | } |
739 | 79aceca5 | bellard | |
740 | 79aceca5 | bellard | /* fsub */
|
741 | 79aceca5 | bellard | GEN_HANDLER(fsub, 0x3F, 0x14, 0xFF, 0x000007C0, PPC_FLOAT) |
742 | 79aceca5 | bellard | { |
743 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
744 | 79aceca5 | bellard | } |
745 | 79aceca5 | bellard | |
746 | 79aceca5 | bellard | /* fsubs */
|
747 | 79aceca5 | bellard | GEN_HANDLER(fsubs, 0x3B, 0x14, 0xFF, 0x000007C0, PPC_FLOAT) |
748 | 79aceca5 | bellard | { |
749 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
750 | 79aceca5 | bellard | } |
751 | 79aceca5 | bellard | |
752 | 79aceca5 | bellard | /* Optional: */
|
753 | 79aceca5 | bellard | /* fsqrt */
|
754 | 79aceca5 | bellard | GEN_HANDLER(fsqrt, 0x3F, 0x16, 0xFF, 0x001807C0, PPC_FLOAT) |
755 | 79aceca5 | bellard | { |
756 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
757 | 79aceca5 | bellard | } |
758 | 79aceca5 | bellard | |
759 | 79aceca5 | bellard | /* fsqrts */
|
760 | 79aceca5 | bellard | GEN_HANDLER(fsqrts, 0x3B, 0x16, 0xFF, 0x001807C0, PPC_FLOAT) |
761 | 79aceca5 | bellard | { |
762 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
763 | 79aceca5 | bellard | } |
764 | 79aceca5 | bellard | |
765 | 79aceca5 | bellard | /*** Floating-Point multiply-and-add ***/
|
766 | 79aceca5 | bellard | /* fmadd */
|
767 | 79aceca5 | bellard | GEN_HANDLER(fmadd, 0x3F, 0x1D, 0xFF, 0x00000000, PPC_FLOAT) |
768 | 79aceca5 | bellard | { |
769 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
770 | 79aceca5 | bellard | } |
771 | 79aceca5 | bellard | |
772 | 79aceca5 | bellard | /* fmadds */
|
773 | 79aceca5 | bellard | GEN_HANDLER(fmadds, 0x3B, 0x1D, 0xFF, 0x00000000, PPC_FLOAT) |
774 | 79aceca5 | bellard | { |
775 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
776 | 79aceca5 | bellard | } |
777 | 79aceca5 | bellard | |
778 | 79aceca5 | bellard | /* fmsub */
|
779 | 79aceca5 | bellard | GEN_HANDLER(fmsub, 0x3F, 0x1C, 0xFF, 0x00000000, PPC_FLOAT) |
780 | 79aceca5 | bellard | { |
781 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
782 | 79aceca5 | bellard | } |
783 | 79aceca5 | bellard | |
784 | 79aceca5 | bellard | /* fmsubs */
|
785 | 79aceca5 | bellard | GEN_HANDLER(fmsubs, 0x3B, 0x1C, 0xFF, 0x00000000, PPC_FLOAT) |
786 | 79aceca5 | bellard | { |
787 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
788 | 79aceca5 | bellard | } |
789 | 79aceca5 | bellard | |
790 | 79aceca5 | bellard | /* fnmadd */
|
791 | 79aceca5 | bellard | GEN_HANDLER(fnmadd, 0x3F, 0x1F, 0xFF, 0x00000000, PPC_FLOAT) |
792 | 79aceca5 | bellard | { |
793 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
794 | 79aceca5 | bellard | } |
795 | 79aceca5 | bellard | |
796 | 79aceca5 | bellard | /* fnmadds */
|
797 | 79aceca5 | bellard | GEN_HANDLER(fnmadds, 0x3B, 0x1F, 0xFF, 0x00000000, PPC_FLOAT) |
798 | 79aceca5 | bellard | { |
799 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
800 | 79aceca5 | bellard | } |
801 | 79aceca5 | bellard | |
802 | 79aceca5 | bellard | /* fnmsub */
|
803 | 79aceca5 | bellard | GEN_HANDLER(fnmsub, 0x3F, 0x1E, 0xFF, 0x00000000, PPC_FLOAT) |
804 | 79aceca5 | bellard | { |
805 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
806 | 79aceca5 | bellard | } |
807 | 79aceca5 | bellard | |
808 | 79aceca5 | bellard | /* fnmsubs */
|
809 | 79aceca5 | bellard | GEN_HANDLER(fnmsubs, 0x3B, 0x1E, 0xFF, 0x00000000, PPC_FLOAT) |
810 | 79aceca5 | bellard | { |
811 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
812 | 79aceca5 | bellard | } |
813 | 79aceca5 | bellard | |
814 | 79aceca5 | bellard | /*** Floating-Point round & convert ***/
|
815 | 79aceca5 | bellard | /* fctiw */
|
816 | 79aceca5 | bellard | GEN_HANDLER(fctiw, 0x3F, 0x0E, 0xFF, 0x001F0000, PPC_FLOAT) |
817 | 79aceca5 | bellard | { |
818 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
819 | 79aceca5 | bellard | } |
820 | 79aceca5 | bellard | |
821 | 79aceca5 | bellard | /* fctiwz */
|
822 | 79aceca5 | bellard | GEN_HANDLER(fctiwz, 0x3F, 0x0F, 0xFF, 0x001F0000, PPC_FLOAT) |
823 | 79aceca5 | bellard | { |
824 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
825 | 79aceca5 | bellard | } |
826 | 79aceca5 | bellard | |
827 | 79aceca5 | bellard | /* frsp */
|
828 | 79aceca5 | bellard | GEN_HANDLER(frsp, 0x3F, 0x0C, 0xFF, 0x001F0000, PPC_FLOAT) |
829 | 79aceca5 | bellard | { |
830 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
831 | 79aceca5 | bellard | } |
832 | 79aceca5 | bellard | |
833 | 79aceca5 | bellard | /*** Floating-Point compare ***/
|
834 | 79aceca5 | bellard | /* fcmpo */
|
835 | 79aceca5 | bellard | GEN_HANDLER(fcmpo, 0x3F, 0x00, 0x00, 0x00600001, PPC_FLOAT) |
836 | 79aceca5 | bellard | { |
837 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
838 | 79aceca5 | bellard | } |
839 | 79aceca5 | bellard | |
840 | 79aceca5 | bellard | /* fcmpu */
|
841 | 79aceca5 | bellard | GEN_HANDLER(fcmpu, 0x3F, 0x00, 0x01, 0x00600001, PPC_FLOAT) |
842 | 79aceca5 | bellard | { |
843 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
844 | 79aceca5 | bellard | } |
845 | 79aceca5 | bellard | |
846 | 79aceca5 | bellard | /*** Floating-Point status & ctrl register ***/
|
847 | 79aceca5 | bellard | /* mcrfs */
|
848 | 79aceca5 | bellard | GEN_HANDLER(mcrfs, 0x3F, 0x00, 0x02, 0x0063F801, PPC_FLOAT) |
849 | 79aceca5 | bellard | { |
850 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
851 | 79aceca5 | bellard | } |
852 | 79aceca5 | bellard | |
853 | 79aceca5 | bellard | /* mffs */
|
854 | 79aceca5 | bellard | GEN_HANDLER(mffs, 0x3F, 0x07, 0x12, 0x001FF800, PPC_FLOAT) |
855 | 79aceca5 | bellard | { |
856 | 28b6751f | bellard | gen_op_load_fpscr(); |
857 | 28b6751f | bellard | gen_op_store_T0_gpr(rD(ctx->opcode)); |
858 | 79aceca5 | bellard | if (Rc(ctx->opcode)) {
|
859 | 79aceca5 | bellard | /* Update CR1 */
|
860 | 79aceca5 | bellard | } |
861 | 79aceca5 | bellard | SET_RETVAL(0);
|
862 | 79aceca5 | bellard | } |
863 | 79aceca5 | bellard | |
864 | 79aceca5 | bellard | /* mtfsb0 */
|
865 | 79aceca5 | bellard | GEN_HANDLER(mtfsb0, 0x3F, 0x06, 0x02, 0x001FF800, PPC_FLOAT) |
866 | 79aceca5 | bellard | { |
867 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
868 | 79aceca5 | bellard | } |
869 | 79aceca5 | bellard | |
870 | 79aceca5 | bellard | /* mtfsb1 */
|
871 | 79aceca5 | bellard | GEN_HANDLER(mtfsb1, 0x3F, 0x06, 0x01, 0x001FF800, PPC_FLOAT) |
872 | 79aceca5 | bellard | { |
873 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
874 | 79aceca5 | bellard | } |
875 | 79aceca5 | bellard | |
876 | 79aceca5 | bellard | /* mtfsf */
|
877 | 79aceca5 | bellard | GEN_HANDLER(mtfsf, 0x3F, 0x07, 0x16, 0x02010000, PPC_FLOAT) |
878 | 79aceca5 | bellard | { |
879 | 28b6751f | bellard | gen_op_load_gpr_T0(rB(ctx->opcode)); |
880 | 28b6751f | bellard | gen_op_store_fpscr(FM(ctx->opcode)); |
881 | 79aceca5 | bellard | if (Rc(ctx->opcode)) {
|
882 | 79aceca5 | bellard | /* Update CR1 */
|
883 | 79aceca5 | bellard | } |
884 | 79aceca5 | bellard | SET_RETVAL(0);
|
885 | 79aceca5 | bellard | } |
886 | 79aceca5 | bellard | |
887 | 79aceca5 | bellard | /* mtfsfi */
|
888 | 79aceca5 | bellard | GEN_HANDLER(mtfsfi, 0x3F, 0x06, 0x04, 0x006f0800, PPC_FLOAT) |
889 | 79aceca5 | bellard | { |
890 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
891 | 79aceca5 | bellard | } |
892 | 79aceca5 | bellard | |
893 | 79aceca5 | bellard | /*** Integer load ***/
|
894 | 79aceca5 | bellard | #define GEN_ILDZ(width, opc) \
|
895 | 79aceca5 | bellard | GEN_HANDLER(l##width, opc, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) \ |
896 | 79aceca5 | bellard | { \ |
897 | 79aceca5 | bellard | uint32_t simm = SIMM(ctx->opcode); \ |
898 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { \ |
899 | 79aceca5 | bellard | gen_op_l##width##_z(simm); \ |
900 | 79aceca5 | bellard | } else { \
|
901 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
902 | 79aceca5 | bellard | gen_op_l##width (simm); \ |
903 | 79aceca5 | bellard | } \ |
904 | 79aceca5 | bellard | gen_op_store_T1_gpr(rD(ctx->opcode)); \ |
905 | 79aceca5 | bellard | SET_RETVAL(0); \
|
906 | 79aceca5 | bellard | } |
907 | 79aceca5 | bellard | |
908 | 79aceca5 | bellard | #define GEN_ILDZU(width, opc) \
|
909 | 79aceca5 | bellard | GEN_HANDLER(l##width##u, opc, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) \ |
910 | 79aceca5 | bellard | { \ |
911 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0 || \ |
912 | 79aceca5 | bellard | rA(ctx->opcode) == rD(ctx->opcode)) \ |
913 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); \ |
914 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
915 | 79aceca5 | bellard | gen_op_l##width(SIMM(ctx->opcode)); \ |
916 | 79aceca5 | bellard | gen_op_store_T1_gpr(rD(ctx->opcode)); \ |
917 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); \ |
918 | 79aceca5 | bellard | SET_RETVAL(0); \
|
919 | 79aceca5 | bellard | } |
920 | 79aceca5 | bellard | |
921 | 79aceca5 | bellard | #define GEN_ILDZUX(width, opc) \
|
922 | 79aceca5 | bellard | GEN_HANDLER(l##width##ux, 0x1F, 0x17, opc, 0x00000001, PPC_INTEGER) \ |
923 | 79aceca5 | bellard | { \ |
924 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0 || \ |
925 | 79aceca5 | bellard | rA(ctx->opcode) == rD(ctx->opcode)) \ |
926 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); \ |
927 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
928 | 79aceca5 | bellard | gen_op_load_gpr_T1(rB(ctx->opcode)); \ |
929 | 79aceca5 | bellard | gen_op_l##width##x(); \ |
930 | 79aceca5 | bellard | gen_op_store_T1_gpr(rD(ctx->opcode)); \ |
931 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); \ |
932 | 79aceca5 | bellard | SET_RETVAL(0); \
|
933 | 79aceca5 | bellard | } |
934 | 79aceca5 | bellard | |
935 | 79aceca5 | bellard | #define GEN_ILDZX(width, opc2, opc3) \
|
936 | 79aceca5 | bellard | GEN_HANDLER(l##width##x, 0x1F, opc2, opc3, 0x00000001, PPC_INTEGER) \ |
937 | 79aceca5 | bellard | { \ |
938 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { \ |
939 | 79aceca5 | bellard | gen_op_load_gpr_T0(rB(ctx->opcode)); \ |
940 | 79aceca5 | bellard | gen_op_l##width##x_z(); \ |
941 | 79aceca5 | bellard | } else { \
|
942 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
943 | 79aceca5 | bellard | gen_op_load_gpr_T1(rB(ctx->opcode)); \ |
944 | 79aceca5 | bellard | gen_op_l##width##x(); \ |
945 | 79aceca5 | bellard | } \ |
946 | 79aceca5 | bellard | gen_op_store_T1_gpr(rD(ctx->opcode)); \ |
947 | 79aceca5 | bellard | SET_RETVAL(0); \
|
948 | 79aceca5 | bellard | } |
949 | 79aceca5 | bellard | |
950 | 79aceca5 | bellard | #define GEN_ILD(width, op) \
|
951 | 79aceca5 | bellard | GEN_ILDZ(width, op | 0x20) \
|
952 | 79aceca5 | bellard | GEN_ILDZU(width, op | 0x21) \
|
953 | 79aceca5 | bellard | GEN_ILDZUX(width, op | 0x01) \
|
954 | 79aceca5 | bellard | GEN_ILDZX(width, 0x17, op | 0x00) |
955 | 79aceca5 | bellard | |
956 | 79aceca5 | bellard | /* lbz lbzu lbzux lbzx */
|
957 | 79aceca5 | bellard | GEN_ILD(bz, 0x02);
|
958 | 79aceca5 | bellard | /* lha lhau lhaux lhax */
|
959 | 79aceca5 | bellard | GEN_ILD(ha, 0x0A);
|
960 | 79aceca5 | bellard | /* lhz lhzu lhzux lhzx */
|
961 | 79aceca5 | bellard | GEN_ILD(hz, 0x08);
|
962 | 79aceca5 | bellard | /* lwz lwzu lwzux lwzx */
|
963 | 79aceca5 | bellard | GEN_ILD(wz, 0x00);
|
964 | 79aceca5 | bellard | |
965 | 79aceca5 | bellard | /*** Integer store ***/
|
966 | 79aceca5 | bellard | #define GEN_IST(width, opc) \
|
967 | 79aceca5 | bellard | GEN_HANDLER(st##width, opc, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) \ |
968 | 79aceca5 | bellard | { \ |
969 | 79aceca5 | bellard | uint32_t simm = SIMM(ctx->opcode); \ |
970 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { \ |
971 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode)); \ |
972 | 79aceca5 | bellard | gen_op_st##width##_z(simm); \ |
973 | 79aceca5 | bellard | } else { \
|
974 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
975 | 79aceca5 | bellard | gen_op_load_gpr_T1(rS(ctx->opcode)); \ |
976 | 79aceca5 | bellard | gen_op_st##width(simm); \ |
977 | 79aceca5 | bellard | } \ |
978 | 79aceca5 | bellard | SET_RETVAL(0); \
|
979 | 79aceca5 | bellard | } |
980 | 79aceca5 | bellard | |
981 | 79aceca5 | bellard | #define GEN_ISTU(width, opc) \
|
982 | 79aceca5 | bellard | GEN_HANDLER(st##width##u, opc, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) \ |
983 | 79aceca5 | bellard | { \ |
984 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) \ |
985 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); \ |
986 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
987 | 79aceca5 | bellard | gen_op_load_gpr_T1(rS(ctx->opcode)); \ |
988 | 79aceca5 | bellard | gen_op_st##width(SIMM(ctx->opcode)); \ |
989 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); \ |
990 | 79aceca5 | bellard | SET_RETVAL(0); \
|
991 | 79aceca5 | bellard | } |
992 | 79aceca5 | bellard | |
993 | 79aceca5 | bellard | #define GEN_ISTUX(width, opc) \
|
994 | 79aceca5 | bellard | GEN_HANDLER(st##width##ux, 0x1F, 0x17, opc, 0x00000001, PPC_INTEGER) \ |
995 | 79aceca5 | bellard | { \ |
996 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) \ |
997 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); \ |
998 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
999 | 79aceca5 | bellard | gen_op_load_gpr_T1(rB(ctx->opcode)); \ |
1000 | 79aceca5 | bellard | gen_op_load_gpr_T2(rS(ctx->opcode)); \ |
1001 | 79aceca5 | bellard | gen_op_st##width##x(); \ |
1002 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); \ |
1003 | 79aceca5 | bellard | SET_RETVAL(0); \
|
1004 | 79aceca5 | bellard | } |
1005 | 79aceca5 | bellard | |
1006 | 79aceca5 | bellard | #define GEN_ISTX(width, opc2, opc3) \
|
1007 | 79aceca5 | bellard | GEN_HANDLER(st##width##x, 0x1F, opc2, opc3, 0x00000001, PPC_INTEGER) \ |
1008 | 79aceca5 | bellard | { \ |
1009 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { \ |
1010 | 79aceca5 | bellard | gen_op_load_gpr_T0(rB(ctx->opcode)); \ |
1011 | 79aceca5 | bellard | gen_op_load_gpr_T1(rS(ctx->opcode)); \ |
1012 | 79aceca5 | bellard | gen_op_st##width##x_z(); \ |
1013 | 79aceca5 | bellard | } else { \
|
1014 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
1015 | 79aceca5 | bellard | gen_op_load_gpr_T1(rB(ctx->opcode)); \ |
1016 | 79aceca5 | bellard | gen_op_load_gpr_T2(rS(ctx->opcode)); \ |
1017 | 79aceca5 | bellard | gen_op_st##width##x(); \ |
1018 | 79aceca5 | bellard | } \ |
1019 | 79aceca5 | bellard | SET_RETVAL(0); \
|
1020 | 79aceca5 | bellard | } |
1021 | 79aceca5 | bellard | |
1022 | 79aceca5 | bellard | #define GEN_ISTO(width, opc) \
|
1023 | 79aceca5 | bellard | GEN_IST(width, opc | 0x20) \
|
1024 | 79aceca5 | bellard | GEN_ISTU(width, opc | 0x21) \
|
1025 | 79aceca5 | bellard | GEN_ISTUX(width, opc | 0x01) \
|
1026 | 79aceca5 | bellard | GEN_ISTX(width, 0x17, opc | 0x00) |
1027 | 79aceca5 | bellard | |
1028 | 79aceca5 | bellard | /* stb stbu stbux stbx */
|
1029 | 79aceca5 | bellard | GEN_ISTO(b, 0x06);
|
1030 | 79aceca5 | bellard | /* sth sthu sthux sthx */
|
1031 | 79aceca5 | bellard | GEN_ISTO(h, 0x0C);
|
1032 | 79aceca5 | bellard | /* stw stwu stwux stwx */
|
1033 | 79aceca5 | bellard | GEN_ISTO(w, 0x04);
|
1034 | 79aceca5 | bellard | |
1035 | 79aceca5 | bellard | /*** Integer load and store with byte reverse ***/
|
1036 | 79aceca5 | bellard | /* lhbrx */
|
1037 | 79aceca5 | bellard | GEN_ILDZX(hbr, 0x16, 0x18); |
1038 | 79aceca5 | bellard | /* lwbrx */
|
1039 | 79aceca5 | bellard | GEN_ILDZX(wbr, 0x16, 0x10); |
1040 | 79aceca5 | bellard | /* sthbrx */
|
1041 | 79aceca5 | bellard | GEN_ISTX(hbr, 0x16, 0x1C); |
1042 | 79aceca5 | bellard | /* stwbrx */
|
1043 | 79aceca5 | bellard | GEN_ISTX(wbr, 0x16, 0x14); |
1044 | 79aceca5 | bellard | |
1045 | 79aceca5 | bellard | /*** Integer load and store multiple ***/
|
1046 | 79aceca5 | bellard | /* lmw */
|
1047 | 79aceca5 | bellard | GEN_HANDLER(lmw, 0x2E, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) |
1048 | 79aceca5 | bellard | { |
1049 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { |
1050 | 79aceca5 | bellard | gen_op_set_T0(0);
|
1051 | 79aceca5 | bellard | } else {
|
1052 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); |
1053 | 79aceca5 | bellard | } |
1054 | 79aceca5 | bellard | gen_op_lmw(rD(ctx->opcode), SIMM(ctx->opcode)); |
1055 | 79aceca5 | bellard | SET_RETVAL(0);
|
1056 | 79aceca5 | bellard | } |
1057 | 79aceca5 | bellard | |
1058 | 79aceca5 | bellard | /* stmw */
|
1059 | 79aceca5 | bellard | GEN_HANDLER(stmw, 0x2F, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) |
1060 | 79aceca5 | bellard | { |
1061 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { |
1062 | 79aceca5 | bellard | gen_op_set_T0(0);
|
1063 | 79aceca5 | bellard | } else {
|
1064 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); |
1065 | 79aceca5 | bellard | } |
1066 | 79aceca5 | bellard | gen_op_stmw(rS(ctx->opcode), SIMM(ctx->opcode)); |
1067 | 79aceca5 | bellard | SET_RETVAL(0);
|
1068 | 79aceca5 | bellard | } |
1069 | 79aceca5 | bellard | |
1070 | 79aceca5 | bellard | /*** Integer load and store strings ***/
|
1071 | 79aceca5 | bellard | /* lswi */
|
1072 | 79aceca5 | bellard | GEN_HANDLER(lswi, 0x1F, 0x15, 0x12, 0x00000001, PPC_INTEGER) |
1073 | 79aceca5 | bellard | { |
1074 | 79aceca5 | bellard | int nb = NB(ctx->opcode);
|
1075 | 79aceca5 | bellard | int start = rD(ctx->opcode);
|
1076 | 79aceca5 | bellard | int nr;
|
1077 | 79aceca5 | bellard | |
1078 | 79aceca5 | bellard | if (nb == 0) |
1079 | 79aceca5 | bellard | nb = 32;
|
1080 | 79aceca5 | bellard | nr = nb / 4;
|
1081 | 79aceca5 | bellard | if ((start + nr) > 32) { |
1082 | 79aceca5 | bellard | /* handle wrap around r0 */
|
1083 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { |
1084 | 79aceca5 | bellard | gen_op_set_T0(0);
|
1085 | 79aceca5 | bellard | } else {
|
1086 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); |
1087 | 79aceca5 | bellard | } |
1088 | 79aceca5 | bellard | gen_op_lswi(start, 4 * (32 - start)); |
1089 | 79aceca5 | bellard | nb -= 4 * (32 - start); |
1090 | 79aceca5 | bellard | start = 0;
|
1091 | 79aceca5 | bellard | } |
1092 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { |
1093 | 79aceca5 | bellard | gen_op_set_T0(0);
|
1094 | 79aceca5 | bellard | } else {
|
1095 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); |
1096 | 79aceca5 | bellard | } |
1097 | 79aceca5 | bellard | gen_op_lswi(start, nb); |
1098 | 79aceca5 | bellard | SET_RETVAL(0);
|
1099 | 79aceca5 | bellard | } |
1100 | 79aceca5 | bellard | |
1101 | 79aceca5 | bellard | /* lswx */
|
1102 | 79aceca5 | bellard | GEN_HANDLER(lswx, 0x1F, 0x15, 0x10, 0x00000001, PPC_INTEGER) |
1103 | 79aceca5 | bellard | { |
1104 | 79aceca5 | bellard | gen_op_load_xer_bc(); |
1105 | 79aceca5 | bellard | gen_op_load_gpr_T1(rB(ctx->opcode)); |
1106 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { |
1107 | 79aceca5 | bellard | gen_op_set_T2(0);
|
1108 | 79aceca5 | bellard | } else {
|
1109 | 79aceca5 | bellard | gen_op_load_gpr_T2(rA(ctx->opcode)); |
1110 | 79aceca5 | bellard | } |
1111 | 79aceca5 | bellard | gen_op_lswx(rD(ctx->opcode)); |
1112 | 79aceca5 | bellard | SET_RETVAL(0);
|
1113 | 79aceca5 | bellard | } |
1114 | 79aceca5 | bellard | |
1115 | 79aceca5 | bellard | /* stswi */
|
1116 | 79aceca5 | bellard | GEN_HANDLER(stswi, 0x1F, 0x15, 0x16, 0x00000001, PPC_INTEGER) |
1117 | 79aceca5 | bellard | { |
1118 | 79aceca5 | bellard | int nb = NB(ctx->opcode);
|
1119 | 79aceca5 | bellard | int start = rS(ctx->opcode);
|
1120 | 79aceca5 | bellard | int nr;
|
1121 | 79aceca5 | bellard | |
1122 | 79aceca5 | bellard | if (nb == 0) |
1123 | 79aceca5 | bellard | nb = 32;
|
1124 | 79aceca5 | bellard | nr = nb / 4;
|
1125 | 79aceca5 | bellard | if ((start + nr) > 32) { |
1126 | 79aceca5 | bellard | /* handle wrap around r0 */
|
1127 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { |
1128 | 79aceca5 | bellard | gen_op_set_T0(0);
|
1129 | 79aceca5 | bellard | } else {
|
1130 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); |
1131 | 79aceca5 | bellard | } |
1132 | 79aceca5 | bellard | gen_op_stswi(start, 4 * (32 - start)); |
1133 | 79aceca5 | bellard | nb -= 4 * (32 - start); |
1134 | 79aceca5 | bellard | start = 0;
|
1135 | 79aceca5 | bellard | } |
1136 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { |
1137 | 79aceca5 | bellard | gen_op_set_T0(0);
|
1138 | 79aceca5 | bellard | } else {
|
1139 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); |
1140 | 79aceca5 | bellard | } |
1141 | 79aceca5 | bellard | gen_op_stswi(start, nb); |
1142 | 79aceca5 | bellard | SET_RETVAL(0);
|
1143 | 79aceca5 | bellard | } |
1144 | 79aceca5 | bellard | |
1145 | 79aceca5 | bellard | /* stswx */
|
1146 | 79aceca5 | bellard | GEN_HANDLER(stswx, 0x1F, 0x15, 0x14, 0x00000001, PPC_INTEGER) |
1147 | 79aceca5 | bellard | { |
1148 | 79aceca5 | bellard | gen_op_load_xer_bc(); |
1149 | 79aceca5 | bellard | gen_op_load_gpr_T1(rB(ctx->opcode)); |
1150 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { |
1151 | 79aceca5 | bellard | gen_op_set_T2(0);
|
1152 | 79aceca5 | bellard | } else {
|
1153 | 79aceca5 | bellard | gen_op_load_gpr_T2(rA(ctx->opcode)); |
1154 | 79aceca5 | bellard | } |
1155 | 79aceca5 | bellard | gen_op_stswx(rS(ctx->opcode)); |
1156 | 79aceca5 | bellard | SET_RETVAL(0);
|
1157 | 79aceca5 | bellard | } |
1158 | 79aceca5 | bellard | |
1159 | 79aceca5 | bellard | /*** Memory synchronisation ***/
|
1160 | 79aceca5 | bellard | /* eieio */
|
1161 | 79aceca5 | bellard | GEN_HANDLER(eieio, 0x1F, 0x16, 0x1A, 0x03FF0801, PPC_MEM) |
1162 | 79aceca5 | bellard | { |
1163 | 79aceca5 | bellard | /* Do a branch to next instruction */
|
1164 | 79aceca5 | bellard | gen_op_b((uint32_t)ctx->nip); |
1165 | 79aceca5 | bellard | SET_RETVAL(EXCP_BRANCH); |
1166 | 79aceca5 | bellard | } |
1167 | 79aceca5 | bellard | |
1168 | 79aceca5 | bellard | /* isync */
|
1169 | 79aceca5 | bellard | GEN_HANDLER(isync, 0x13, 0x16, 0xFF, 0x03FF0801, PPC_MEM) |
1170 | 79aceca5 | bellard | { |
1171 | 79aceca5 | bellard | /* Do a branch to next instruction */
|
1172 | 79aceca5 | bellard | gen_op_b((uint32_t)ctx->nip); |
1173 | 79aceca5 | bellard | SET_RETVAL(EXCP_BRANCH); |
1174 | 79aceca5 | bellard | } |
1175 | 79aceca5 | bellard | |
1176 | 79aceca5 | bellard | /* lwarx */
|
1177 | 79aceca5 | bellard | GEN_HANDLER(lwarx, 0x1F, 0x14, 0xFF, 0x00000001, PPC_MEM) |
1178 | 79aceca5 | bellard | { |
1179 | 79aceca5 | bellard | reserve = 1;
|
1180 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { |
1181 | 79aceca5 | bellard | gen_op_load_gpr_T0(rB(ctx->opcode)); |
1182 | 79aceca5 | bellard | gen_op_lwzx_z(); |
1183 | 79aceca5 | bellard | gen_op_set_reservation(); |
1184 | 79aceca5 | bellard | } else {
|
1185 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); |
1186 | 79aceca5 | bellard | gen_op_load_gpr_T1(rB(ctx->opcode)); |
1187 | 79aceca5 | bellard | gen_op_lwzx(); |
1188 | 79aceca5 | bellard | gen_op_set_reservation(); |
1189 | 79aceca5 | bellard | } |
1190 | 79aceca5 | bellard | gen_op_store_T1_gpr(rD(ctx->opcode)); |
1191 | 79aceca5 | bellard | SET_RETVAL(0);
|
1192 | 79aceca5 | bellard | } |
1193 | 79aceca5 | bellard | |
1194 | 79aceca5 | bellard | /* stwcx. */
|
1195 | 79aceca5 | bellard | GEN_HANDLER(stwcx_, 0x1F, 0x16, 0x04, 0x00000000, PPC_MEM) |
1196 | 79aceca5 | bellard | { |
1197 | 79aceca5 | bellard | if (reserve == 0) { |
1198 | 79aceca5 | bellard | gen_op_reset_Rc0(); |
1199 | 79aceca5 | bellard | } else {
|
1200 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { |
1201 | 79aceca5 | bellard | gen_op_load_gpr_T0(rB(ctx->opcode)); |
1202 | 79aceca5 | bellard | gen_op_load_gpr_T1(rS(ctx->opcode)); |
1203 | 79aceca5 | bellard | gen_op_stwx_z(); |
1204 | 79aceca5 | bellard | } else {
|
1205 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); |
1206 | 79aceca5 | bellard | gen_op_load_gpr_T1(rB(ctx->opcode)); |
1207 | 79aceca5 | bellard | gen_op_load_gpr_T2(rS(ctx->opcode)); |
1208 | 79aceca5 | bellard | gen_op_stwx(); |
1209 | 79aceca5 | bellard | } |
1210 | 79aceca5 | bellard | gen_op_set_Rc0_1(); |
1211 | 79aceca5 | bellard | gen_op_reset_reservation(); |
1212 | 79aceca5 | bellard | } |
1213 | 79aceca5 | bellard | SET_RETVAL(0);
|
1214 | 79aceca5 | bellard | } |
1215 | 79aceca5 | bellard | |
1216 | 79aceca5 | bellard | /* sync */
|
1217 | 79aceca5 | bellard | GEN_HANDLER(sync, 0x1F, 0x16, 0x12, 0x03FF0801, PPC_MEM) |
1218 | 79aceca5 | bellard | { |
1219 | 79aceca5 | bellard | /* Do a branch to next instruction */
|
1220 | 79aceca5 | bellard | gen_op_b((uint32_t)ctx->nip); |
1221 | 79aceca5 | bellard | SET_RETVAL(EXCP_BRANCH); |
1222 | 79aceca5 | bellard | } |
1223 | 79aceca5 | bellard | |
1224 | 79aceca5 | bellard | /*** Floating-point load ***/
|
1225 | 79aceca5 | bellard | #define GEN_LF(width, opc) \
|
1226 | 79aceca5 | bellard | GEN_HANDLER(lf##width, opc, 0xFF, 0xFF, 0x00000000, PPC_FLOAT) \ |
1227 | 79aceca5 | bellard | { \ |
1228 | 79aceca5 | bellard | uint32_t simm = SIMM(ctx->opcode); \ |
1229 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { \ |
1230 | 28b6751f | bellard | gen_op_lf##width##_z_FT0(simm); \ |
1231 | 79aceca5 | bellard | } else { \
|
1232 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
1233 | 28b6751f | bellard | gen_op_lf##width##_FT0(simm); \ |
1234 | 79aceca5 | bellard | } \ |
1235 | 28b6751f | bellard | gen_op_store_FT0_fpr(rD(ctx->opcode));\ |
1236 | 79aceca5 | bellard | SET_RETVAL(0); \
|
1237 | 79aceca5 | bellard | } |
1238 | 79aceca5 | bellard | |
1239 | 79aceca5 | bellard | #define GEN_LFU(width, opc) \
|
1240 | 79aceca5 | bellard | GEN_HANDLER(lf##width##u, opc, 0xFF, 0xFF, 0x00000000, PPC_FLOAT) \ |
1241 | 79aceca5 | bellard | { \ |
1242 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0 || \ |
1243 | 79aceca5 | bellard | rA(ctx->opcode) == rD(ctx->opcode)) \ |
1244 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); \ |
1245 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
1246 | 28b6751f | bellard | gen_op_lf##width##_FT0(SIMM(ctx->opcode)); \ |
1247 | 28b6751f | bellard | gen_op_store_FT0_fpr(rD(ctx->opcode));\ |
1248 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); \ |
1249 | 79aceca5 | bellard | SET_RETVAL(0); \
|
1250 | 79aceca5 | bellard | } |
1251 | 79aceca5 | bellard | |
1252 | 79aceca5 | bellard | #define GEN_LFUX(width, opc) \
|
1253 | 79aceca5 | bellard | GEN_HANDLER(lf##width##ux, 0x1F, 0x17, opc, 0x00000001, PPC_FLOAT) \ |
1254 | 79aceca5 | bellard | { \ |
1255 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0 || \ |
1256 | 79aceca5 | bellard | rA(ctx->opcode) == rD(ctx->opcode)) \ |
1257 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); \ |
1258 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
1259 | 79aceca5 | bellard | gen_op_load_gpr_T1(rB(ctx->opcode)); \ |
1260 | 28b6751f | bellard | gen_op_lf##width##x_FT0(); \ |
1261 | 28b6751f | bellard | gen_op_store_FT0_fpr(rD(ctx->opcode));\ |
1262 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); \ |
1263 | 79aceca5 | bellard | SET_RETVAL(0); \
|
1264 | 79aceca5 | bellard | } |
1265 | 79aceca5 | bellard | |
1266 | 79aceca5 | bellard | #define GEN_LFX(width, opc) \
|
1267 | 79aceca5 | bellard | GEN_HANDLER(lf##width##x, 0x1F, 0x17, opc, 0x00000001, PPC_FLOAT) \ |
1268 | 79aceca5 | bellard | { \ |
1269 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { \ |
1270 | 79aceca5 | bellard | gen_op_load_gpr_T0(rB(ctx->opcode)); \ |
1271 | 28b6751f | bellard | gen_op_lf##width##x_z_FT0(); \ |
1272 | 79aceca5 | bellard | } else { \
|
1273 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
1274 | 79aceca5 | bellard | gen_op_load_gpr_T1(rB(ctx->opcode)); \ |
1275 | 28b6751f | bellard | gen_op_lf##width##x_FT0(); \ |
1276 | 79aceca5 | bellard | } \ |
1277 | 28b6751f | bellard | gen_op_store_FT0_fpr(rD(ctx->opcode));\ |
1278 | 79aceca5 | bellard | SET_RETVAL(0); \
|
1279 | 79aceca5 | bellard | } |
1280 | 79aceca5 | bellard | |
1281 | 79aceca5 | bellard | #define GEN_LDF(width, opc) \
|
1282 | 79aceca5 | bellard | GEN_LF(width, opc | 0x20) \
|
1283 | 79aceca5 | bellard | GEN_LFU(width, opc | 0x21) \
|
1284 | 79aceca5 | bellard | GEN_LFUX(width, opc | 0x01) \
|
1285 | 79aceca5 | bellard | GEN_LFX(width, opc | 0x00)
|
1286 | 79aceca5 | bellard | |
1287 | 79aceca5 | bellard | /* lfd lfdu lfdux lfdx */
|
1288 | 79aceca5 | bellard | GEN_LDF(d, 0x12);
|
1289 | 79aceca5 | bellard | /* lfs lfsu lfsux lfsx */
|
1290 | 79aceca5 | bellard | GEN_LDF(s, 0x10);
|
1291 | 79aceca5 | bellard | |
1292 | 79aceca5 | bellard | /*** Floating-point store ***/
|
1293 | 79aceca5 | bellard | #define GEN_STF(width, opc) \
|
1294 | 79aceca5 | bellard | GEN_HANDLER(stf##width, opc, 0xFF, 0xFF, 0x00000000, PPC_FLOAT) \ |
1295 | 79aceca5 | bellard | { \ |
1296 | 79aceca5 | bellard | uint32_t simm = SIMM(ctx->opcode); \ |
1297 | 28b6751f | bellard | gen_op_load_FT0_fpr(rS(ctx->opcode));\ |
1298 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { \ |
1299 | 28b6751f | bellard | gen_op_stf##width##_z_FT0(simm); \ |
1300 | 79aceca5 | bellard | } else { \
|
1301 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
1302 | 28b6751f | bellard | gen_op_stf##width##_FT0(simm); \ |
1303 | 79aceca5 | bellard | } \ |
1304 | 79aceca5 | bellard | SET_RETVAL(0); \
|
1305 | 79aceca5 | bellard | } |
1306 | 79aceca5 | bellard | |
1307 | 79aceca5 | bellard | #define GEN_STFU(width, opc) \
|
1308 | 79aceca5 | bellard | GEN_HANDLER(stf##width##u, opc, 0xFF, 0xFF, 0x00000000, PPC_FLOAT) \ |
1309 | 79aceca5 | bellard | { \ |
1310 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) \ |
1311 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); \ |
1312 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
1313 | 28b6751f | bellard | gen_op_load_FT0_fpr(rS(ctx->opcode));\ |
1314 | 28b6751f | bellard | gen_op_stf##width##_FT0(SIMM(ctx->opcode)); \ |
1315 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); \ |
1316 | 79aceca5 | bellard | SET_RETVAL(0); \
|
1317 | 79aceca5 | bellard | } |
1318 | 79aceca5 | bellard | |
1319 | 79aceca5 | bellard | #define GEN_STFUX(width, opc) \
|
1320 | 79aceca5 | bellard | GEN_HANDLER(stf##width##ux, 0x1F, 0x17, opc, 0x00000001, PPC_FLOAT) \ |
1321 | 79aceca5 | bellard | { \ |
1322 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) \ |
1323 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); \ |
1324 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
1325 | 79aceca5 | bellard | gen_op_load_gpr_T1(rB(ctx->opcode)); \ |
1326 | 28b6751f | bellard | gen_op_load_FT0_fpr(rS(ctx->opcode));\ |
1327 | 28b6751f | bellard | gen_op_stf##width##x_FT0(); \ |
1328 | 79aceca5 | bellard | gen_op_store_T0_gpr(rA(ctx->opcode)); \ |
1329 | 79aceca5 | bellard | SET_RETVAL(0); \
|
1330 | 79aceca5 | bellard | } |
1331 | 79aceca5 | bellard | |
1332 | 79aceca5 | bellard | #define GEN_STFX(width, opc) \
|
1333 | 79aceca5 | bellard | GEN_HANDLER(stf##width##x, 0x1F, 0x17, opc, 0x00000001, PPC_FLOAT) \ |
1334 | 79aceca5 | bellard | { \ |
1335 | 28b6751f | bellard | gen_op_load_FT0_fpr(rS(ctx->opcode));\ |
1336 | 79aceca5 | bellard | if (rA(ctx->opcode) == 0) { \ |
1337 | 79aceca5 | bellard | gen_op_load_gpr_T0(rB(ctx->opcode)); \ |
1338 | 28b6751f | bellard | gen_op_stf##width##x_z_FT0(); \ |
1339 | 79aceca5 | bellard | } else { \
|
1340 | 79aceca5 | bellard | gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
1341 | 79aceca5 | bellard | gen_op_load_gpr_T1(rB(ctx->opcode)); \ |
1342 | 28b6751f | bellard | gen_op_stf##width##x_FT0(); \ |
1343 | 79aceca5 | bellard | } \ |
1344 | 79aceca5 | bellard | SET_RETVAL(0); \
|
1345 | 79aceca5 | bellard | } |
1346 | 79aceca5 | bellard | |
1347 | 79aceca5 | bellard | #define GEN_STOF(width, opc) \
|
1348 | 79aceca5 | bellard | GEN_STF(width, opc | 0x20) \
|
1349 | 79aceca5 | bellard | GEN_STFU(width, opc | 0x21) \
|
1350 | 79aceca5 | bellard | GEN_STFUX(width, opc | 0x01) \
|
1351 | 79aceca5 | bellard | GEN_STFX(width, opc | 0x00)
|
1352 | 79aceca5 | bellard | |
1353 | 79aceca5 | bellard | /* stfd stfdu stfdux stfdx */
|
1354 | 79aceca5 | bellard | GEN_STOF(d, 0x16);
|
1355 | 79aceca5 | bellard | /* stfs stfsu stfsux stfsx */
|
1356 | 79aceca5 | bellard | GEN_STOF(s, 0x14);
|
1357 | 79aceca5 | bellard | |
1358 | 79aceca5 | bellard | /* Optional: */
|
1359 | 79aceca5 | bellard | /* stfiwx */
|
1360 | 79aceca5 | bellard | GEN_HANDLER(stfiwx, 0x1F, 0x17, 0x1E, 0x00000001, PPC_FLOAT) |
1361 | 79aceca5 | bellard | { |
1362 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1363 | 79aceca5 | bellard | } |
1364 | 79aceca5 | bellard | |
1365 | 79aceca5 | bellard | /*** Floating-point move ***/
|
1366 | 79aceca5 | bellard | /* fabs */
|
1367 | 79aceca5 | bellard | GEN_HANDLER(fabs, 0x3F, 0x08, 0x08, 0x001F0000, PPC_FLOAT) |
1368 | 79aceca5 | bellard | { |
1369 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1370 | 79aceca5 | bellard | } |
1371 | 79aceca5 | bellard | |
1372 | 79aceca5 | bellard | /* fmr */
|
1373 | 79aceca5 | bellard | GEN_HANDLER(fmr, 0x3F, 0x08, 0x02, 0x001F0000, PPC_FLOAT) |
1374 | 79aceca5 | bellard | { |
1375 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1376 | 79aceca5 | bellard | } |
1377 | 79aceca5 | bellard | |
1378 | 79aceca5 | bellard | /* fnabs */
|
1379 | 79aceca5 | bellard | GEN_HANDLER(fnabs, 0x3F, 0x08, 0x04, 0x001F0000, PPC_FLOAT) |
1380 | 79aceca5 | bellard | { |
1381 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1382 | 79aceca5 | bellard | } |
1383 | 79aceca5 | bellard | |
1384 | 79aceca5 | bellard | /* fneg */
|
1385 | 79aceca5 | bellard | GEN_HANDLER(fneg, 0x3F, 0x08, 0x01, 0x001F0000, PPC_FLOAT) |
1386 | 79aceca5 | bellard | { |
1387 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1388 | 79aceca5 | bellard | } |
1389 | 79aceca5 | bellard | |
1390 | 79aceca5 | bellard | /*** Branch ***/
|
1391 | 79aceca5 | bellard | #define GEN_BCOND(name, opc1, opc2, opc3, prologue, \
|
1392 | 79aceca5 | bellard | bl_ctr, b_ctr, bl_ctrz, b_ctrz, b, \ |
1393 | 79aceca5 | bellard | bl_ctr_true, b_ctr_true, bl_ctrz_true, b_ctrz_true, bl_true, b_true, \ |
1394 | 79aceca5 | bellard | bl_ctr_false, b_ctr_false, bl_ctrz_false, b_ctrz_false, bl_false, b_false) \ |
1395 | 79aceca5 | bellard | GEN_HANDLER(name, opc1, opc2, opc3, 0x00000000, PPC_FLOW) \
|
1396 | 79aceca5 | bellard | { \ |
1397 | 79aceca5 | bellard | __attribute__ ((unused)) uint32_t target; \ |
1398 | 79aceca5 | bellard | uint32_t bo = BO(ctx->opcode); \ |
1399 | 79aceca5 | bellard | uint32_t bi = BI(ctx->opcode); \ |
1400 | 79aceca5 | bellard | uint32_t mask; \ |
1401 | 79aceca5 | bellard | prologue; \ |
1402 | 79aceca5 | bellard | if ((bo & 0x4) == 0) \ |
1403 | 79aceca5 | bellard | gen_op_dec_ctr(); \ |
1404 | 79aceca5 | bellard | if (bo & 0x10) { \ |
1405 | 79aceca5 | bellard | /* No CR condition */ \
|
1406 | 79aceca5 | bellard | switch (bo & 0x6) { \ |
1407 | 79aceca5 | bellard | case 0: \ |
1408 | 79aceca5 | bellard | if (LK(ctx->opcode)) { \
|
1409 | 79aceca5 | bellard | bl_ctr; \ |
1410 | 79aceca5 | bellard | } else { \
|
1411 | 79aceca5 | bellard | b_ctr; \ |
1412 | 79aceca5 | bellard | } \ |
1413 | 79aceca5 | bellard | break; \
|
1414 | 79aceca5 | bellard | case 2: \ |
1415 | 79aceca5 | bellard | if (LK(ctx->opcode)) { \
|
1416 | 79aceca5 | bellard | bl_ctrz; \ |
1417 | 79aceca5 | bellard | } else { \
|
1418 | 79aceca5 | bellard | b_ctrz; \ |
1419 | 79aceca5 | bellard | } \ |
1420 | 79aceca5 | bellard | break; \
|
1421 | 79aceca5 | bellard | case 4: \ |
1422 | 79aceca5 | bellard | case 6: \ |
1423 | 79aceca5 | bellard | b; \ |
1424 | 79aceca5 | bellard | if (LK(ctx->opcode)) \
|
1425 | 79aceca5 | bellard | gen_op_load_lr((uint32_t)ctx->nip); \ |
1426 | 79aceca5 | bellard | break; \
|
1427 | 79aceca5 | bellard | default: \
|
1428 | 79aceca5 | bellard | printf("ERROR: %s: unhandled ba case (%d)\n", __func__, bo); \
|
1429 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); \ |
1430 | 79aceca5 | bellard | break; \
|
1431 | 79aceca5 | bellard | } \ |
1432 | 79aceca5 | bellard | } else { \
|
1433 | 79aceca5 | bellard | mask = 1 << (3 - (bi & 0x03)); \ |
1434 | 79aceca5 | bellard | gen_op_load_crf_T0(bi >> 2); \
|
1435 | 79aceca5 | bellard | if (bo & 0x8) { \ |
1436 | 79aceca5 | bellard | switch (bo & 0x6) { \ |
1437 | 79aceca5 | bellard | case 0: \ |
1438 | 79aceca5 | bellard | if (LK(ctx->opcode)) { \
|
1439 | 79aceca5 | bellard | bl_ctr_true; \ |
1440 | 79aceca5 | bellard | } else { \
|
1441 | 79aceca5 | bellard | b_ctr_true; \ |
1442 | 79aceca5 | bellard | } \ |
1443 | 79aceca5 | bellard | break; \
|
1444 | 79aceca5 | bellard | case 2: \ |
1445 | 79aceca5 | bellard | if (LK(ctx->opcode)) { \
|
1446 | 79aceca5 | bellard | bl_ctrz_true; \ |
1447 | 79aceca5 | bellard | } else { \
|
1448 | 79aceca5 | bellard | b_ctrz_true; \ |
1449 | 79aceca5 | bellard | } \ |
1450 | 79aceca5 | bellard | break; \
|
1451 | 79aceca5 | bellard | case 4: \ |
1452 | 79aceca5 | bellard | case 6: \ |
1453 | 79aceca5 | bellard | if (LK(ctx->opcode)) { \
|
1454 | 79aceca5 | bellard | bl_true; \ |
1455 | 79aceca5 | bellard | } else { \
|
1456 | 79aceca5 | bellard | b_true; \ |
1457 | 79aceca5 | bellard | } \ |
1458 | 79aceca5 | bellard | break; \
|
1459 | 79aceca5 | bellard | default: \
|
1460 | 79aceca5 | bellard | printf("ERROR: %s: unhandled b case (%d)\n", __func__, bo); \
|
1461 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); \ |
1462 | 79aceca5 | bellard | break; \
|
1463 | 79aceca5 | bellard | } \ |
1464 | 79aceca5 | bellard | } else { \
|
1465 | 79aceca5 | bellard | switch (bo & 0x6) { \ |
1466 | 79aceca5 | bellard | case 0: \ |
1467 | 79aceca5 | bellard | if (LK(ctx->opcode)) { \
|
1468 | 79aceca5 | bellard | bl_ctr_false; \ |
1469 | 79aceca5 | bellard | } else { \
|
1470 | 79aceca5 | bellard | b_ctr_false; \ |
1471 | 79aceca5 | bellard | } \ |
1472 | 79aceca5 | bellard | break; \
|
1473 | 79aceca5 | bellard | case 2: \ |
1474 | 79aceca5 | bellard | if (LK(ctx->opcode)) { \
|
1475 | 79aceca5 | bellard | bl_ctrz_false; \ |
1476 | 79aceca5 | bellard | } else { \
|
1477 | 79aceca5 | bellard | b_ctrz_false; \ |
1478 | 79aceca5 | bellard | } \ |
1479 | 79aceca5 | bellard | break; \
|
1480 | 79aceca5 | bellard | case 4: \ |
1481 | 79aceca5 | bellard | case 6: \ |
1482 | 79aceca5 | bellard | if (LK(ctx->opcode)) { \
|
1483 | 79aceca5 | bellard | bl_false; \ |
1484 | 79aceca5 | bellard | } else { \
|
1485 | 79aceca5 | bellard | b_false; \ |
1486 | 79aceca5 | bellard | } \ |
1487 | 79aceca5 | bellard | break; \
|
1488 | 79aceca5 | bellard | default: \
|
1489 | 79aceca5 | bellard | printf("ERROR: %s: unhandled bn case (%d)\n", __func__, bo); \
|
1490 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); \ |
1491 | 79aceca5 | bellard | break; \
|
1492 | 79aceca5 | bellard | } \ |
1493 | 79aceca5 | bellard | } \ |
1494 | 79aceca5 | bellard | } \ |
1495 | 79aceca5 | bellard | SET_RETVAL(EXCP_BRANCH); \ |
1496 | 79aceca5 | bellard | } |
1497 | 79aceca5 | bellard | |
1498 | 79aceca5 | bellard | /* b ba bl bla */
|
1499 | 79aceca5 | bellard | GEN_HANDLER(b, 0x12, 0xFF, 0xFF, 0x00000000, PPC_FLOW) |
1500 | 79aceca5 | bellard | { |
1501 | 79aceca5 | bellard | uint32_t li = s_ext24(LI(ctx->opcode)), target; |
1502 | 79aceca5 | bellard | |
1503 | 79aceca5 | bellard | if (AA(ctx->opcode) == 0) |
1504 | 79aceca5 | bellard | target = (uint32_t)ctx->nip + li - 4;
|
1505 | 79aceca5 | bellard | else
|
1506 | 79aceca5 | bellard | target = s_ext24(LI(ctx->opcode)); |
1507 | 79aceca5 | bellard | gen_op_b(target); |
1508 | 79aceca5 | bellard | if (LK(ctx->opcode))
|
1509 | 79aceca5 | bellard | gen_op_load_lr((uint32_t)ctx->nip); |
1510 | 79aceca5 | bellard | SET_RETVAL(EXCP_BRANCH); |
1511 | 79aceca5 | bellard | } |
1512 | 79aceca5 | bellard | |
1513 | 79aceca5 | bellard | /* bc bca bcl bcla */
|
1514 | 79aceca5 | bellard | GEN_BCOND(bc, 0x10, 0xFF, 0xFF, |
1515 | 79aceca5 | bellard | do {
|
1516 | 79aceca5 | bellard | uint32_t li = s_ext16(BD(ctx->opcode)); |
1517 | 79aceca5 | bellard | if (AA(ctx->opcode) == 0) { |
1518 | 79aceca5 | bellard | target = (uint32_t)ctx->nip + li - 4;
|
1519 | 79aceca5 | bellard | } else {
|
1520 | 79aceca5 | bellard | target = li; |
1521 | 79aceca5 | bellard | } |
1522 | 79aceca5 | bellard | } while (0), |
1523 | 79aceca5 | bellard | gen_op_bl_ctr((uint32_t)ctx->nip, target), |
1524 | 79aceca5 | bellard | gen_op_b_ctr((uint32_t)ctx->nip, target), |
1525 | 79aceca5 | bellard | gen_op_bl_ctrz((uint32_t)ctx->nip, target), |
1526 | 79aceca5 | bellard | gen_op_b_ctrz((uint32_t)ctx->nip, target), |
1527 | 79aceca5 | bellard | gen_op_b(target), |
1528 | 79aceca5 | bellard | gen_op_bl_ctr_true((uint32_t)ctx->nip, target, mask), |
1529 | 79aceca5 | bellard | gen_op_b_ctr_true((uint32_t)ctx->nip, target, mask), |
1530 | 79aceca5 | bellard | gen_op_bl_ctrz_true((uint32_t)ctx->nip, target, mask), |
1531 | 79aceca5 | bellard | gen_op_b_ctrz_true((uint32_t)ctx->nip, target, mask), |
1532 | 79aceca5 | bellard | gen_op_bl_true((uint32_t)ctx->nip, target, mask), |
1533 | 79aceca5 | bellard | gen_op_b_true((uint32_t)ctx->nip, target, mask), |
1534 | 79aceca5 | bellard | gen_op_bl_ctr_false((uint32_t)ctx->nip, target, mask), |
1535 | 79aceca5 | bellard | gen_op_b_ctr_false((uint32_t)ctx->nip, target, mask), |
1536 | 79aceca5 | bellard | gen_op_bl_ctrz_false((uint32_t)ctx->nip, target, mask), |
1537 | 79aceca5 | bellard | gen_op_b_ctrz_false((uint32_t)ctx->nip, target, mask), |
1538 | 79aceca5 | bellard | gen_op_bl_false((uint32_t)ctx->nip, target, mask), |
1539 | 79aceca5 | bellard | gen_op_b_false((uint32_t)ctx->nip, target, mask)); |
1540 | 79aceca5 | bellard | |
1541 | 79aceca5 | bellard | /* bcctr bcctrl */
|
1542 | 79aceca5 | bellard | GEN_BCOND(bcctr, 0x13, 0x10, 0x10, do { } while (0), |
1543 | 79aceca5 | bellard | gen_op_bctrl_ctr((uint32_t)ctx->nip), |
1544 | 79aceca5 | bellard | gen_op_bctr_ctr((uint32_t)ctx->nip), |
1545 | 79aceca5 | bellard | gen_op_bctrl_ctrz((uint32_t)ctx->nip), |
1546 | 79aceca5 | bellard | gen_op_bctr_ctrz((uint32_t)ctx->nip), |
1547 | 79aceca5 | bellard | gen_op_bctr(), |
1548 | 79aceca5 | bellard | gen_op_bctrl_ctr_true((uint32_t)ctx->nip, mask), |
1549 | 79aceca5 | bellard | gen_op_bctr_ctr_true((uint32_t)ctx->nip, mask), |
1550 | 79aceca5 | bellard | gen_op_bctrl_ctrz_true((uint32_t)ctx->nip, mask), |
1551 | 79aceca5 | bellard | gen_op_bctr_ctrz_true((uint32_t)ctx->nip, mask), |
1552 | 79aceca5 | bellard | gen_op_bctrl_true((uint32_t)ctx->nip, mask), |
1553 | 79aceca5 | bellard | gen_op_bctr_true((uint32_t)ctx->nip, mask), |
1554 | 79aceca5 | bellard | gen_op_bctrl_ctr_false((uint32_t)ctx->nip, mask), |
1555 | 79aceca5 | bellard | gen_op_bctr_ctr_false((uint32_t)ctx->nip, mask), |
1556 | 79aceca5 | bellard | gen_op_bctrl_ctrz_false((uint32_t)ctx->nip, mask), |
1557 | 79aceca5 | bellard | gen_op_bctr_ctrz_false((uint32_t)ctx->nip, mask), |
1558 | 79aceca5 | bellard | gen_op_bctrl_false((uint32_t)ctx->nip, mask), |
1559 | 79aceca5 | bellard | gen_op_bctr_false((uint32_t)ctx->nip, mask)) |
1560 | 79aceca5 | bellard | |
1561 | 79aceca5 | bellard | /* bclr bclrl */
|
1562 | 79aceca5 | bellard | GEN_BCOND(bclr, 0x13, 0x10, 0x00, do { } while (0), |
1563 | 79aceca5 | bellard | gen_op_blrl_ctr((uint32_t)ctx->nip), |
1564 | 79aceca5 | bellard | gen_op_blr_ctr((uint32_t)ctx->nip), |
1565 | 79aceca5 | bellard | gen_op_blrl_ctrz((uint32_t)ctx->nip), |
1566 | 79aceca5 | bellard | gen_op_blr_ctrz((uint32_t)ctx->nip), |
1567 | 79aceca5 | bellard | gen_op_blr(), |
1568 | 79aceca5 | bellard | gen_op_blrl_ctr_true((uint32_t)ctx->nip, mask), |
1569 | 79aceca5 | bellard | gen_op_blr_ctr_true((uint32_t)ctx->nip, mask), |
1570 | 79aceca5 | bellard | gen_op_blrl_ctrz_true((uint32_t)ctx->nip, mask), |
1571 | 79aceca5 | bellard | gen_op_blr_ctrz_true((uint32_t)ctx->nip, mask), |
1572 | 79aceca5 | bellard | gen_op_blrl_true((uint32_t)ctx->nip, mask), |
1573 | 79aceca5 | bellard | gen_op_blr_true((uint32_t)ctx->nip, mask), |
1574 | 79aceca5 | bellard | gen_op_blrl_ctr_false((uint32_t)ctx->nip, mask), |
1575 | 79aceca5 | bellard | gen_op_blr_ctr_false((uint32_t)ctx->nip, mask), |
1576 | 79aceca5 | bellard | gen_op_blrl_ctrz_false((uint32_t)ctx->nip, mask), |
1577 | 79aceca5 | bellard | gen_op_blr_ctrz_false((uint32_t)ctx->nip, mask), |
1578 | 79aceca5 | bellard | gen_op_blrl_false((uint32_t)ctx->nip, mask), |
1579 | 79aceca5 | bellard | gen_op_blr_false((uint32_t)ctx->nip, mask)) |
1580 | 79aceca5 | bellard | |
1581 | 79aceca5 | bellard | /*** Condition register logical ***/
|
1582 | 79aceca5 | bellard | #define GEN_CRLOGIC(op, opc) \
|
1583 | 79aceca5 | bellard | GEN_HANDLER(cr##op, 0x13, 0x01, opc, 0x00000001, PPC_INTEGER) \ |
1584 | 79aceca5 | bellard | { \ |
1585 | 79aceca5 | bellard | gen_op_load_crf_T0(crbA(ctx->opcode) >> 2); \
|
1586 | 79aceca5 | bellard | gen_op_getbit_T0(3 - (crbA(ctx->opcode) & 0x03)); \ |
1587 | 79aceca5 | bellard | gen_op_load_crf_T1(crbB(ctx->opcode) >> 2); \
|
1588 | 79aceca5 | bellard | gen_op_getbit_T1(3 - (crbB(ctx->opcode) & 0x03)); \ |
1589 | 79aceca5 | bellard | gen_op_##op(); \ |
1590 | 79aceca5 | bellard | gen_op_load_crf_T1(crbD(ctx->opcode) >> 2); \
|
1591 | 79aceca5 | bellard | gen_op_setcrfbit(~(1 << (3 - (crbD(ctx->opcode) & 0x03))), \ |
1592 | 79aceca5 | bellard | 3 - (crbD(ctx->opcode) & 0x03)); \ |
1593 | 79aceca5 | bellard | gen_op_store_T1_crf(crbD(ctx->opcode) >> 2); \
|
1594 | 79aceca5 | bellard | SET_RETVAL(0); \
|
1595 | 79aceca5 | bellard | } |
1596 | 79aceca5 | bellard | |
1597 | 79aceca5 | bellard | /* crand */
|
1598 | 79aceca5 | bellard | GEN_CRLOGIC(and, 0x08)
|
1599 | 79aceca5 | bellard | /* crandc */
|
1600 | 79aceca5 | bellard | GEN_CRLOGIC(andc, 0x04)
|
1601 | 79aceca5 | bellard | /* creqv */
|
1602 | 79aceca5 | bellard | GEN_CRLOGIC(eqv, 0x09)
|
1603 | 79aceca5 | bellard | /* crnand */
|
1604 | 79aceca5 | bellard | GEN_CRLOGIC(nand, 0x07)
|
1605 | 79aceca5 | bellard | /* crnor */
|
1606 | 79aceca5 | bellard | GEN_CRLOGIC(nor, 0x01)
|
1607 | 79aceca5 | bellard | /* cror */
|
1608 | 79aceca5 | bellard | GEN_CRLOGIC(or, 0x0E)
|
1609 | 79aceca5 | bellard | /* crorc */
|
1610 | 79aceca5 | bellard | GEN_CRLOGIC(orc, 0x0D)
|
1611 | 79aceca5 | bellard | /* crxor */
|
1612 | 79aceca5 | bellard | GEN_CRLOGIC(xor, 0x06)
|
1613 | 79aceca5 | bellard | /* mcrf */
|
1614 | 79aceca5 | bellard | GEN_HANDLER(mcrf, 0x13, 0x00, 0xFF, 0x00000001, PPC_INTEGER) |
1615 | 79aceca5 | bellard | { |
1616 | 79aceca5 | bellard | gen_op_load_crf_T0(crfS(ctx->opcode)); |
1617 | 79aceca5 | bellard | gen_op_store_T0_crf(crfD(ctx->opcode)); |
1618 | 79aceca5 | bellard | SET_RETVAL(0);
|
1619 | 79aceca5 | bellard | } |
1620 | 79aceca5 | bellard | |
1621 | 79aceca5 | bellard | /*** System linkage ***/
|
1622 | 79aceca5 | bellard | /* rfi (supervisor only) */
|
1623 | 79aceca5 | bellard | GEN_HANDLER(rfi, 0x13, 0x12, 0xFF, 0x03FF8001, PPC_FLOW) |
1624 | 79aceca5 | bellard | { |
1625 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1626 | 79aceca5 | bellard | } |
1627 | 79aceca5 | bellard | |
1628 | 79aceca5 | bellard | /* sc */
|
1629 | 79aceca5 | bellard | GEN_HANDLER(sc, 0x11, 0xFF, 0xFF, 0x03FFFFFD, PPC_FLOW) |
1630 | 79aceca5 | bellard | { |
1631 | 79aceca5 | bellard | gen_op_b((uint32_t)ctx->nip); |
1632 | 79aceca5 | bellard | SET_RETVAL(EXCP_SYSCALL); |
1633 | 79aceca5 | bellard | } |
1634 | 79aceca5 | bellard | |
1635 | 79aceca5 | bellard | /*** Trap ***/
|
1636 | 79aceca5 | bellard | /* tw */
|
1637 | 79aceca5 | bellard | GEN_HANDLER(tw, 0x1F, 0x04, 0xFF, 0x00000001, PPC_FLOW) |
1638 | 79aceca5 | bellard | { |
1639 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1640 | 79aceca5 | bellard | } |
1641 | 79aceca5 | bellard | |
1642 | 79aceca5 | bellard | /* twi */
|
1643 | 79aceca5 | bellard | GEN_HANDLER(twi, 0x03, 0xFF, 0xFF, 0x00000000, PPC_FLOW) |
1644 | 79aceca5 | bellard | { |
1645 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1646 | 79aceca5 | bellard | } |
1647 | 79aceca5 | bellard | |
1648 | 79aceca5 | bellard | /*** Processor control ***/
|
1649 | 79aceca5 | bellard | static inline int check_spr_access (int spr, int rw, int supervisor) |
1650 | 79aceca5 | bellard | { |
1651 | 79aceca5 | bellard | uint32_t rights = spr_access[spr >> 1] >> (4 * (spr & 1)); |
1652 | 79aceca5 | bellard | |
1653 | 79aceca5 | bellard | rights = rights >> (2 * supervisor);
|
1654 | 79aceca5 | bellard | rights = rights >> rw; |
1655 | 79aceca5 | bellard | |
1656 | 79aceca5 | bellard | return rights & 1; |
1657 | 79aceca5 | bellard | } |
1658 | 79aceca5 | bellard | |
1659 | 79aceca5 | bellard | /* mcrxr */
|
1660 | 79aceca5 | bellard | GEN_HANDLER(mcrxr, 0x1F, 0x00, 0x10, 0x007FF801, PPC_MISC) |
1661 | 79aceca5 | bellard | { |
1662 | 79aceca5 | bellard | gen_op_load_xer_cr(); |
1663 | 79aceca5 | bellard | gen_op_store_T0_crf(crfD(ctx->opcode)); |
1664 | 79aceca5 | bellard | gen_op_clear_xer_cr(); |
1665 | 79aceca5 | bellard | SET_RETVAL(0);
|
1666 | 79aceca5 | bellard | } |
1667 | 79aceca5 | bellard | |
1668 | 79aceca5 | bellard | /* mfcr */
|
1669 | 79aceca5 | bellard | GEN_HANDLER(mfcr, 0x1F, 0x13, 0x00, 0x001FF801, PPC_MISC) |
1670 | 79aceca5 | bellard | { |
1671 | 79aceca5 | bellard | gen_op_load_cr(); |
1672 | 79aceca5 | bellard | gen_op_store_T0_gpr(rD(ctx->opcode)); |
1673 | 79aceca5 | bellard | SET_RETVAL(0);
|
1674 | 79aceca5 | bellard | } |
1675 | 79aceca5 | bellard | |
1676 | 79aceca5 | bellard | /* mfmsr */
|
1677 | 79aceca5 | bellard | GEN_HANDLER(mfmsr, 0x1F, 0x13, 0x02, 0x001FF801, PPC_MISC) |
1678 | 79aceca5 | bellard | { |
1679 | 79aceca5 | bellard | if (!ctx->supervisor)
|
1680 | 79aceca5 | bellard | SET_RETVAL(EXCP_PRIV); |
1681 | 79aceca5 | bellard | gen_op_load_msr(); |
1682 | 79aceca5 | bellard | gen_op_store_T0_gpr(rD(ctx->opcode)); |
1683 | 79aceca5 | bellard | SET_RETVAL(0);
|
1684 | 79aceca5 | bellard | } |
1685 | 79aceca5 | bellard | |
1686 | 79aceca5 | bellard | /* mfspr */
|
1687 | 79aceca5 | bellard | GEN_HANDLER(mfspr, 0x1F, 0x13, 0x0A, 0x00000001, PPC_MISC) |
1688 | 79aceca5 | bellard | { |
1689 | 79aceca5 | bellard | uint32_t sprn = SPR(ctx->opcode); |
1690 | 79aceca5 | bellard | |
1691 | 79aceca5 | bellard | if (check_spr_access(sprn, 0, ctx->supervisor) == 0) |
1692 | 79aceca5 | bellard | SET_RETVAL(EXCP_PRIV); |
1693 | 79aceca5 | bellard | /* XXX: make this more generic */
|
1694 | 79aceca5 | bellard | switch (sprn) {
|
1695 | 79aceca5 | bellard | case SPR_ENCODE(1): |
1696 | 79aceca5 | bellard | if (loglevel > 0) { |
1697 | 79aceca5 | bellard | fprintf(logfile, "LOAD XER at %p\n", ctx->nip - 1); |
1698 | 79aceca5 | bellard | } |
1699 | 79aceca5 | bellard | gen_op_load_xer(); |
1700 | 79aceca5 | bellard | break;
|
1701 | 79aceca5 | bellard | case SPR_ENCODE(268): |
1702 | 79aceca5 | bellard | /* We need to update the time base before reading it */
|
1703 | 79aceca5 | bellard | gen_op_update_tb(ctx->tb_offset); |
1704 | 79aceca5 | bellard | ctx->tb_offset = 0;
|
1705 | 79aceca5 | bellard | break;
|
1706 | 79aceca5 | bellard | case SPR_ENCODE(269): |
1707 | 79aceca5 | bellard | gen_op_update_tb(ctx->tb_offset); |
1708 | 79aceca5 | bellard | ctx->tb_offset = 0;
|
1709 | 79aceca5 | bellard | break;
|
1710 | 79aceca5 | bellard | default:
|
1711 | 79aceca5 | bellard | gen_op_load_spr(sprn); |
1712 | 79aceca5 | bellard | break;
|
1713 | 79aceca5 | bellard | } |
1714 | 79aceca5 | bellard | gen_op_store_T0_gpr(rD(ctx->opcode)); //
|
1715 | 79aceca5 | bellard | SET_RETVAL(0);
|
1716 | 79aceca5 | bellard | } |
1717 | 79aceca5 | bellard | |
1718 | 79aceca5 | bellard | /* mftb */
|
1719 | 79aceca5 | bellard | GEN_HANDLER(mftb, 0x1F, 0x13, 0x0B, 0x00000001, PPC_MISC) |
1720 | 79aceca5 | bellard | { |
1721 | 79aceca5 | bellard | uint32_t sprn = SPR(ctx->opcode); |
1722 | 79aceca5 | bellard | |
1723 | 79aceca5 | bellard | if (check_spr_access(sprn, 0, ctx->supervisor) == 0) |
1724 | 79aceca5 | bellard | SET_RETVAL(EXCP_PRIV); |
1725 | 79aceca5 | bellard | switch (sprn) {
|
1726 | 79aceca5 | bellard | case SPR_ENCODE(268): |
1727 | 79aceca5 | bellard | /* We need to update the time base before reading it */
|
1728 | 79aceca5 | bellard | gen_op_update_tb(ctx->tb_offset); |
1729 | 79aceca5 | bellard | ctx->tb_offset = 0;
|
1730 | 79aceca5 | bellard | break;
|
1731 | 79aceca5 | bellard | case SPR_ENCODE(269): |
1732 | 79aceca5 | bellard | gen_op_update_tb(ctx->tb_offset); |
1733 | 79aceca5 | bellard | ctx->tb_offset = 0;
|
1734 | 79aceca5 | bellard | break;
|
1735 | 79aceca5 | bellard | default:
|
1736 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1737 | 79aceca5 | bellard | break;
|
1738 | 79aceca5 | bellard | } |
1739 | 79aceca5 | bellard | SET_RETVAL(0);
|
1740 | 79aceca5 | bellard | } |
1741 | 79aceca5 | bellard | |
1742 | 79aceca5 | bellard | /* mtcrf */
|
1743 | 79aceca5 | bellard | GEN_HANDLER(mtcrf, 0x1F, 0x10, 0x04, 0x00100801, PPC_MISC) |
1744 | 79aceca5 | bellard | { |
1745 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode)); |
1746 | 79aceca5 | bellard | gen_op_store_cr(CRM(ctx->opcode)); |
1747 | 79aceca5 | bellard | SET_RETVAL(0);
|
1748 | 79aceca5 | bellard | } |
1749 | 79aceca5 | bellard | |
1750 | 79aceca5 | bellard | /* mtmsr */
|
1751 | 79aceca5 | bellard | GEN_HANDLER(mtmsr, 0x1F, 0x12, 0x04, 0x001FF801, PPC_MISC) |
1752 | 79aceca5 | bellard | { |
1753 | 79aceca5 | bellard | if (!ctx->supervisor)
|
1754 | 79aceca5 | bellard | SET_RETVAL(EXCP_PRIV); |
1755 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode)); |
1756 | 79aceca5 | bellard | gen_op_store_msr(); |
1757 | 79aceca5 | bellard | /* Must stop the translation as machine state (may have) changed */
|
1758 | 79aceca5 | bellard | SET_RETVAL(EXCP_MTMSR); |
1759 | 79aceca5 | bellard | } |
1760 | 79aceca5 | bellard | |
1761 | 79aceca5 | bellard | /* mtspr */
|
1762 | 79aceca5 | bellard | GEN_HANDLER(mtspr, 0x1F, 0x13, 0x0E, 0x00000001, PPC_MISC) |
1763 | 79aceca5 | bellard | { |
1764 | 79aceca5 | bellard | uint32_t sprn = SPR(ctx->opcode); |
1765 | 79aceca5 | bellard | |
1766 | 79aceca5 | bellard | if (check_spr_access(sprn, 1, ctx->supervisor) == 0) |
1767 | 79aceca5 | bellard | SET_RETVAL(EXCP_PRIV); |
1768 | 79aceca5 | bellard | gen_op_load_gpr_T0(rS(ctx->opcode)); |
1769 | 79aceca5 | bellard | if (sprn == SPR_ENCODE(1)) { |
1770 | 79aceca5 | bellard | gen_op_store_xer(); |
1771 | 79aceca5 | bellard | } else {
|
1772 | 79aceca5 | bellard | gen_op_store_spr(sprn); |
1773 | 79aceca5 | bellard | } |
1774 | 79aceca5 | bellard | SET_RETVAL(0);
|
1775 | 79aceca5 | bellard | } |
1776 | 79aceca5 | bellard | |
1777 | 79aceca5 | bellard | /*** Cache management ***/
|
1778 | 79aceca5 | bellard | /* For now, all those will be implemented as nop:
|
1779 | 79aceca5 | bellard | * this is valid, regarding the PowerPC specs...
|
1780 | 79aceca5 | bellard | */
|
1781 | 79aceca5 | bellard | /* dcbf */
|
1782 | 79aceca5 | bellard | GEN_HANDLER(dcbf, 0x1F, 0x16, 0x17, 0x03E00001, PPC_MEM) |
1783 | 79aceca5 | bellard | { |
1784 | 79aceca5 | bellard | SET_RETVAL(0);
|
1785 | 79aceca5 | bellard | } |
1786 | 79aceca5 | bellard | |
1787 | 79aceca5 | bellard | /* dcbi (Supervisor only) */
|
1788 | 79aceca5 | bellard | GEN_HANDLER(dcbi, 0x1F, 0x16, 0x1F, 0x03E00001, PPC_MEM) |
1789 | 79aceca5 | bellard | { |
1790 | 79aceca5 | bellard | SET_RETVAL(0);
|
1791 | 79aceca5 | bellard | } |
1792 | 79aceca5 | bellard | |
1793 | 79aceca5 | bellard | /* dcdst */
|
1794 | 79aceca5 | bellard | GEN_HANDLER(dcbst, 0x1F, 0x16, 0x0E, 0x03E00001, PPC_MEM) |
1795 | 79aceca5 | bellard | { |
1796 | 79aceca5 | bellard | SET_RETVAL(0);
|
1797 | 79aceca5 | bellard | } |
1798 | 79aceca5 | bellard | |
1799 | 79aceca5 | bellard | /* dcbt */
|
1800 | 79aceca5 | bellard | GEN_HANDLER(dcbt, 0x1F, 0x16, 0x01, 0x03E00001, PPC_MEM) |
1801 | 79aceca5 | bellard | { |
1802 | 79aceca5 | bellard | SET_RETVAL(0);
|
1803 | 79aceca5 | bellard | } |
1804 | 79aceca5 | bellard | |
1805 | 79aceca5 | bellard | /* dcbtst */
|
1806 | 79aceca5 | bellard | GEN_HANDLER(dcbtst, 0x1F, 0x16, 0x02, 0x03E00001, PPC_MEM) |
1807 | 79aceca5 | bellard | { |
1808 | 79aceca5 | bellard | SET_RETVAL(0);
|
1809 | 79aceca5 | bellard | } |
1810 | 79aceca5 | bellard | |
1811 | 79aceca5 | bellard | /* dcbz */
|
1812 | 79aceca5 | bellard | GEN_HANDLER(dcbz, 0x1F, 0x16, 0x08, 0x03E00001, PPC_MEM) |
1813 | 79aceca5 | bellard | { |
1814 | 79aceca5 | bellard | SET_RETVAL(0);
|
1815 | 79aceca5 | bellard | } |
1816 | 79aceca5 | bellard | |
1817 | 79aceca5 | bellard | /* icbi */
|
1818 | 79aceca5 | bellard | GEN_HANDLER(icbi, 0x1F, 0x16, 0x1E, 0x03E00001, PPC_MEM) |
1819 | 79aceca5 | bellard | { |
1820 | 79aceca5 | bellard | SET_RETVAL(0);
|
1821 | 79aceca5 | bellard | } |
1822 | 79aceca5 | bellard | |
1823 | 79aceca5 | bellard | /* Optional: */
|
1824 | 79aceca5 | bellard | /* dcba */
|
1825 | 79aceca5 | bellard | GEN_HANDLER(dcba, 0x1F, 0x16, 0x07, 0x03E00001, PPC_MEM) |
1826 | 79aceca5 | bellard | { |
1827 | 79aceca5 | bellard | SET_RETVAL(0);
|
1828 | 79aceca5 | bellard | } |
1829 | 79aceca5 | bellard | |
1830 | 79aceca5 | bellard | /*** Segment register manipulation ***/
|
1831 | 79aceca5 | bellard | /* Supervisor only: */
|
1832 | 79aceca5 | bellard | /* mfsr */
|
1833 | 79aceca5 | bellard | GEN_HANDLER(mfsr, 0x1F, 0x13, 0x12, 0x0010F801, PPC_SEGMENT) |
1834 | 79aceca5 | bellard | { |
1835 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1836 | 79aceca5 | bellard | } |
1837 | 79aceca5 | bellard | |
1838 | 79aceca5 | bellard | /* mfsrin */
|
1839 | 79aceca5 | bellard | GEN_HANDLER(mfsrin, 0x1F, 0x13, 0x14, 0x0010F001, PPC_SEGMENT) |
1840 | 79aceca5 | bellard | { |
1841 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1842 | 79aceca5 | bellard | } |
1843 | 79aceca5 | bellard | |
1844 | 79aceca5 | bellard | /* mtsr */
|
1845 | 79aceca5 | bellard | GEN_HANDLER(mtsr, 0x1F, 0x12, 0x02, 0x0010F801, PPC_SEGMENT) |
1846 | 79aceca5 | bellard | { |
1847 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1848 | 79aceca5 | bellard | } |
1849 | 79aceca5 | bellard | |
1850 | 79aceca5 | bellard | /* mtsrin */
|
1851 | 79aceca5 | bellard | GEN_HANDLER(mtsrin, 0x1F, 0x12, 0x07, 0x0010F001, PPC_SEGMENT) |
1852 | 79aceca5 | bellard | { |
1853 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1854 | 79aceca5 | bellard | } |
1855 | 79aceca5 | bellard | |
1856 | 79aceca5 | bellard | /*** Lookaside buffer management ***/
|
1857 | 79aceca5 | bellard | /* Optional & supervisor only: */
|
1858 | 79aceca5 | bellard | /* tlbia */
|
1859 | 79aceca5 | bellard | GEN_HANDLER(tlbia, 0x1F, 0x12, 0x0B, 0x03FFFC01, PPC_MEM) |
1860 | 79aceca5 | bellard | { |
1861 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1862 | 79aceca5 | bellard | } |
1863 | 79aceca5 | bellard | |
1864 | 79aceca5 | bellard | /* tlbie */
|
1865 | 79aceca5 | bellard | GEN_HANDLER(tlbie, 0x1F, 0x12, 0x09, 0x03FF8001, PPC_MEM) |
1866 | 79aceca5 | bellard | { |
1867 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1868 | 79aceca5 | bellard | } |
1869 | 79aceca5 | bellard | |
1870 | 79aceca5 | bellard | /* tlbsync */
|
1871 | 79aceca5 | bellard | GEN_HANDLER(tlbsync, 0x1F, 0x16, 0x11, 0x03FFFC01, PPC_MEM) |
1872 | 79aceca5 | bellard | { |
1873 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1874 | 79aceca5 | bellard | } |
1875 | 79aceca5 | bellard | |
1876 | 79aceca5 | bellard | /*** External control ***/
|
1877 | 79aceca5 | bellard | /* Optional: */
|
1878 | 79aceca5 | bellard | /* eciwx */
|
1879 | 79aceca5 | bellard | GEN_HANDLER(eciwx, 0x1F, 0x16, 0x0D, 0x00000001, PPC_EXTERN) |
1880 | 79aceca5 | bellard | { |
1881 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1882 | 79aceca5 | bellard | } |
1883 | 79aceca5 | bellard | |
1884 | 79aceca5 | bellard | /* ecowx */
|
1885 | 79aceca5 | bellard | GEN_HANDLER(ecowx, 0x1F, 0x16, 0x09, 0x00000001, PPC_EXTERN) |
1886 | 79aceca5 | bellard | { |
1887 | 79aceca5 | bellard | SET_RETVAL(EXCP_INVAL); |
1888 | 79aceca5 | bellard | } |
1889 | 79aceca5 | bellard | |
1890 | 79aceca5 | bellard | /* End opcode list */
|
1891 | 79aceca5 | bellard | GEN_OPCODE_MARK(end); |
1892 | 79aceca5 | bellard | |
1893 | 79aceca5 | bellard | /*****************************************************************************/
|
1894 | 79aceca5 | bellard | |
1895 | 79aceca5 | bellard | #include <string.h> |
1896 | 79aceca5 | bellard | extern FILE *stderr;
|
1897 | 79aceca5 | bellard | void free (void *p); |
1898 | 79aceca5 | bellard | int fflush (FILE *f);
|
1899 | 79aceca5 | bellard | |
1900 | 79aceca5 | bellard | /* Main ppc opcodes table:
|
1901 | 79aceca5 | bellard | * at init, all opcodes are invalids
|
1902 | 79aceca5 | bellard | */
|
1903 | 79aceca5 | bellard | static opc_handler_t *ppc_opcodes[0x40]; |
1904 | 79aceca5 | bellard | |
1905 | 79aceca5 | bellard | /* Opcode types */
|
1906 | 79aceca5 | bellard | enum {
|
1907 | 79aceca5 | bellard | PPC_DIRECT = 0, /* Opcode routine */ |
1908 | 79aceca5 | bellard | PPC_INDIRECT = 1, /* Indirect opcode table */ |
1909 | 79aceca5 | bellard | }; |
1910 | 79aceca5 | bellard | |
1911 | 79aceca5 | bellard | static inline int is_indirect_opcode (void *handler) |
1912 | 79aceca5 | bellard | { |
1913 | 79aceca5 | bellard | return ((unsigned long)handler & 0x03) == PPC_INDIRECT; |
1914 | 79aceca5 | bellard | } |
1915 | 79aceca5 | bellard | |
1916 | 79aceca5 | bellard | static inline opc_handler_t **ind_table(void *handler) |
1917 | 79aceca5 | bellard | { |
1918 | 79aceca5 | bellard | return (opc_handler_t **)((unsigned long)handler & ~3); |
1919 | 79aceca5 | bellard | } |
1920 | 79aceca5 | bellard | |
1921 | 79aceca5 | bellard | /* Opcodes tables creation */
|
1922 | 79aceca5 | bellard | static void fill_new_table (opc_handler_t **table, int len) |
1923 | 79aceca5 | bellard | { |
1924 | 79aceca5 | bellard | int i;
|
1925 | 79aceca5 | bellard | |
1926 | 79aceca5 | bellard | for (i = 0; i < len; i++) |
1927 | 79aceca5 | bellard | table[i] = &invalid_handler; |
1928 | 79aceca5 | bellard | } |
1929 | 79aceca5 | bellard | |
1930 | 79aceca5 | bellard | static int create_new_table (opc_handler_t **table, unsigned char idx) |
1931 | 79aceca5 | bellard | { |
1932 | 79aceca5 | bellard | opc_handler_t **tmp; |
1933 | 79aceca5 | bellard | |
1934 | 79aceca5 | bellard | tmp = malloc(0x20 * sizeof(opc_handler_t)); |
1935 | 79aceca5 | bellard | if (tmp == NULL) |
1936 | 79aceca5 | bellard | return -1; |
1937 | 79aceca5 | bellard | fill_new_table(tmp, 0x20);
|
1938 | 79aceca5 | bellard | table[idx] = (opc_handler_t *)((unsigned long)tmp | PPC_INDIRECT); |
1939 | 79aceca5 | bellard | |
1940 | 79aceca5 | bellard | return 0; |
1941 | 79aceca5 | bellard | } |
1942 | 79aceca5 | bellard | |
1943 | 79aceca5 | bellard | static int insert_in_table (opc_handler_t **table, unsigned char idx, |
1944 | 79aceca5 | bellard | opc_handler_t *handler) |
1945 | 79aceca5 | bellard | { |
1946 | 79aceca5 | bellard | if (table[idx] != &invalid_handler)
|
1947 | 79aceca5 | bellard | return -1; |
1948 | 79aceca5 | bellard | table[idx] = handler; |
1949 | 79aceca5 | bellard | |
1950 | 79aceca5 | bellard | return 0; |
1951 | 79aceca5 | bellard | } |
1952 | 79aceca5 | bellard | |
1953 | 79aceca5 | bellard | static int register_direct_insn (unsigned char idx, opc_handler_t *handler) |
1954 | 79aceca5 | bellard | { |
1955 | 79aceca5 | bellard | if (insert_in_table(ppc_opcodes, idx, handler) < 0) { |
1956 | 79aceca5 | bellard | fprintf(stderr, "*** ERROR: opcode %02x already assigned in main "
|
1957 | 79aceca5 | bellard | "opcode table\n", idx);
|
1958 | 79aceca5 | bellard | return -1; |
1959 | 79aceca5 | bellard | } |
1960 | 79aceca5 | bellard | |
1961 | 79aceca5 | bellard | return 0; |
1962 | 79aceca5 | bellard | } |
1963 | 79aceca5 | bellard | |
1964 | 79aceca5 | bellard | static int register_ind_in_table (opc_handler_t **table, |
1965 | 79aceca5 | bellard | unsigned char idx1, unsigned char idx2, |
1966 | 79aceca5 | bellard | opc_handler_t *handler) |
1967 | 79aceca5 | bellard | { |
1968 | 79aceca5 | bellard | if (table[idx1] == &invalid_handler) {
|
1969 | 79aceca5 | bellard | if (create_new_table(table, idx1) < 0) { |
1970 | 79aceca5 | bellard | fprintf(stderr, "*** ERROR: unable to create indirect table "
|
1971 | 79aceca5 | bellard | "idx=%02x\n", idx1);
|
1972 | 79aceca5 | bellard | return -1; |
1973 | 79aceca5 | bellard | } |
1974 | 79aceca5 | bellard | } else {
|
1975 | 79aceca5 | bellard | if (!is_indirect_opcode(table[idx1])) {
|
1976 | 79aceca5 | bellard | fprintf(stderr, "*** ERROR: idx %02x already assigned to a direct "
|
1977 | 79aceca5 | bellard | "opcode\n", idx1);
|
1978 | 79aceca5 | bellard | return -1; |
1979 | 79aceca5 | bellard | } |
1980 | 79aceca5 | bellard | } |
1981 | 79aceca5 | bellard | if (handler != NULL && |
1982 | 79aceca5 | bellard | insert_in_table(ind_table(table[idx1]), idx2, handler) < 0) {
|
1983 | 79aceca5 | bellard | fprintf(stderr, "*** ERROR: opcode %02x already assigned in "
|
1984 | 79aceca5 | bellard | "opcode table %02x\n", idx2, idx1);
|
1985 | 79aceca5 | bellard | return -1; |
1986 | 79aceca5 | bellard | } |
1987 | 79aceca5 | bellard | |
1988 | 79aceca5 | bellard | return 0; |
1989 | 79aceca5 | bellard | } |
1990 | 79aceca5 | bellard | |
1991 | 79aceca5 | bellard | static int register_ind_insn (unsigned char idx1, unsigned char idx2, |
1992 | 79aceca5 | bellard | opc_handler_t *handler) |
1993 | 79aceca5 | bellard | { |
1994 | 79aceca5 | bellard | int ret;
|
1995 | 79aceca5 | bellard | |
1996 | 79aceca5 | bellard | ret = register_ind_in_table(ppc_opcodes, idx1, idx2, handler); |
1997 | 79aceca5 | bellard | |
1998 | 79aceca5 | bellard | return ret;
|
1999 | 79aceca5 | bellard | } |
2000 | 79aceca5 | bellard | |
2001 | 79aceca5 | bellard | static int register_dblind_insn (unsigned char idx1, unsigned char idx2, |
2002 | 79aceca5 | bellard | unsigned char idx3, opc_handler_t *handler) |
2003 | 79aceca5 | bellard | { |
2004 | 79aceca5 | bellard | if (register_ind_in_table(ppc_opcodes, idx1, idx2, NULL) < 0) { |
2005 | 79aceca5 | bellard | fprintf(stderr, "*** ERROR: unable to join indirect table idx "
|
2006 | 79aceca5 | bellard | "[%02x-%02x]\n", idx1, idx2);
|
2007 | 79aceca5 | bellard | return -1; |
2008 | 79aceca5 | bellard | } |
2009 | 79aceca5 | bellard | if (register_ind_in_table(ind_table(ppc_opcodes[idx1]), idx2, idx3,
|
2010 | 79aceca5 | bellard | handler) < 0) {
|
2011 | 79aceca5 | bellard | fprintf(stderr, "*** ERROR: unable to insert opcode "
|
2012 | 79aceca5 | bellard | "[%02x-%02x-%02x]\n", idx1, idx2, idx3);
|
2013 | 79aceca5 | bellard | return -1; |
2014 | 79aceca5 | bellard | } |
2015 | 79aceca5 | bellard | |
2016 | 79aceca5 | bellard | return 0; |
2017 | 79aceca5 | bellard | } |
2018 | 79aceca5 | bellard | |
2019 | 79aceca5 | bellard | static int register_insn (opcode_t *insn) |
2020 | 79aceca5 | bellard | { |
2021 | 79aceca5 | bellard | if (insn->opc2 != 0xFF) { |
2022 | 79aceca5 | bellard | if (insn->opc3 != 0xFF) { |
2023 | 79aceca5 | bellard | if (register_dblind_insn(insn->opc1, insn->opc2, insn->opc3,
|
2024 | 79aceca5 | bellard | &insn->handler) < 0)
|
2025 | 79aceca5 | bellard | return -1; |
2026 | 79aceca5 | bellard | } else {
|
2027 | 79aceca5 | bellard | if (register_ind_insn(insn->opc1, insn->opc2, &insn->handler) < 0) |
2028 | 79aceca5 | bellard | return -1; |
2029 | 79aceca5 | bellard | } |
2030 | 79aceca5 | bellard | } else {
|
2031 | 79aceca5 | bellard | if (register_direct_insn(insn->opc1, &insn->handler) < 0) |
2032 | 79aceca5 | bellard | return -1; |
2033 | 79aceca5 | bellard | } |
2034 | 79aceca5 | bellard | |
2035 | 79aceca5 | bellard | return 0; |
2036 | 79aceca5 | bellard | } |
2037 | 79aceca5 | bellard | |
2038 | 79aceca5 | bellard | static int test_opcode_table (opc_handler_t **table, int len) |
2039 | 79aceca5 | bellard | { |
2040 | 79aceca5 | bellard | int i, count, tmp;
|
2041 | 79aceca5 | bellard | |
2042 | 79aceca5 | bellard | for (i = 0, count = 0; i < len; i++) { |
2043 | 79aceca5 | bellard | /* Consistency fixup */
|
2044 | 79aceca5 | bellard | if (table[i] == NULL) |
2045 | 79aceca5 | bellard | table[i] = &invalid_handler; |
2046 | 79aceca5 | bellard | if (table[i] != &invalid_handler) {
|
2047 | 79aceca5 | bellard | if (is_indirect_opcode(table[i])) {
|
2048 | 79aceca5 | bellard | tmp = test_opcode_table(ind_table(table[i]), 0x20);
|
2049 | 79aceca5 | bellard | if (tmp == 0) { |
2050 | 79aceca5 | bellard | free(table[i]); |
2051 | 79aceca5 | bellard | table[i] = &invalid_handler; |
2052 | 79aceca5 | bellard | } else {
|
2053 | 79aceca5 | bellard | count++; |
2054 | 79aceca5 | bellard | } |
2055 | 79aceca5 | bellard | } else {
|
2056 | 79aceca5 | bellard | count++; |
2057 | 79aceca5 | bellard | } |
2058 | 79aceca5 | bellard | } |
2059 | 79aceca5 | bellard | } |
2060 | 79aceca5 | bellard | |
2061 | 79aceca5 | bellard | return count;
|
2062 | 79aceca5 | bellard | } |
2063 | 79aceca5 | bellard | |
2064 | 79aceca5 | bellard | static void fix_opcode_tables (void) |
2065 | 79aceca5 | bellard | { |
2066 | 79aceca5 | bellard | if (test_opcode_table(ppc_opcodes, 0x40) == 0) |
2067 | 79aceca5 | bellard | fprintf(stderr, "*** WARNING: no opcode defined !\n");
|
2068 | 79aceca5 | bellard | } |
2069 | 79aceca5 | bellard | |
2070 | 79aceca5 | bellard | #define SPR_RIGHTS(rw, priv) ((2 * (priv)) + (rw)) |
2071 | 79aceca5 | bellard | #define SPR_UR SPR_RIGHTS(0, 0) |
2072 | 79aceca5 | bellard | #define SPR_UW SPR_RIGHTS(1, 0) |
2073 | 79aceca5 | bellard | #define SPR_SR SPR_RIGHTS(0, 1) |
2074 | 79aceca5 | bellard | #define SPR_SW SPR_RIGHTS(1, 1) |
2075 | 79aceca5 | bellard | |
2076 | 79aceca5 | bellard | #define spr_set_rights(spr, rights) \
|
2077 | 79aceca5 | bellard | do { \
|
2078 | 79aceca5 | bellard | spr_access[(spr) >> 1] |= ((rights) << (4 * ((spr) & 1))); \ |
2079 | 79aceca5 | bellard | } while (0) |
2080 | 79aceca5 | bellard | |
2081 | 79aceca5 | bellard | static void init_spr_rights (void) |
2082 | 79aceca5 | bellard | { |
2083 | 79aceca5 | bellard | /* XER (SPR 1) */
|
2084 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(1), SPR_UR | SPR_UW | SPR_SR | SPR_SW);
|
2085 | 79aceca5 | bellard | /* LR (SPR 8) */
|
2086 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(8), SPR_UR | SPR_UW | SPR_SR | SPR_SW);
|
2087 | 79aceca5 | bellard | /* CTR (SPR 9) */
|
2088 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(9), SPR_UR | SPR_UW | SPR_SR | SPR_SW);
|
2089 | 79aceca5 | bellard | /* TBL (SPR 268) */
|
2090 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(268), SPR_UR | SPR_SR);
|
2091 | 79aceca5 | bellard | /* TBU (SPR 269) */
|
2092 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(269), SPR_UR | SPR_SR);
|
2093 | 79aceca5 | bellard | /* DSISR (SPR 18) */
|
2094 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(18), SPR_SR | SPR_SW);
|
2095 | 79aceca5 | bellard | /* DAR (SPR 19) */
|
2096 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(19), SPR_SR | SPR_SW);
|
2097 | 79aceca5 | bellard | /* DEC (SPR 22) */
|
2098 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(22), SPR_SR | SPR_SW);
|
2099 | 79aceca5 | bellard | /* SDR1 (SPR 25) */
|
2100 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(25), SPR_SR | SPR_SW);
|
2101 | 79aceca5 | bellard | /* SPRG0 (SPR 272) */
|
2102 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(272), SPR_SR | SPR_SW);
|
2103 | 79aceca5 | bellard | /* SPRG1 (SPR 273) */
|
2104 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(273), SPR_SR | SPR_SW);
|
2105 | 79aceca5 | bellard | /* SPRG2 (SPR 274) */
|
2106 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(274), SPR_SR | SPR_SW);
|
2107 | 79aceca5 | bellard | /* SPRG3 (SPR 275) */
|
2108 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(275), SPR_SR | SPR_SW);
|
2109 | 79aceca5 | bellard | /* ASR (SPR 280) */
|
2110 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(281), SPR_SR | SPR_SW);
|
2111 | 79aceca5 | bellard | /* EAR (SPR 282) */
|
2112 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(282), SPR_SR | SPR_SW);
|
2113 | 79aceca5 | bellard | /* IBAT0U (SPR 528) */
|
2114 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(528), SPR_SR | SPR_SW);
|
2115 | 79aceca5 | bellard | /* IBAT0L (SPR 529) */
|
2116 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(529), SPR_SR | SPR_SW);
|
2117 | 79aceca5 | bellard | /* IBAT1U (SPR 530) */
|
2118 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(530), SPR_SR | SPR_SW);
|
2119 | 79aceca5 | bellard | /* IBAT1L (SPR 531) */
|
2120 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(531), SPR_SR | SPR_SW);
|
2121 | 79aceca5 | bellard | /* IBAT2U (SPR 532) */
|
2122 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(532), SPR_SR | SPR_SW);
|
2123 | 79aceca5 | bellard | /* IBAT2L (SPR 533) */
|
2124 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(533), SPR_SR | SPR_SW);
|
2125 | 79aceca5 | bellard | /* IBAT3U (SPR 534) */
|
2126 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(534), SPR_SR | SPR_SW);
|
2127 | 79aceca5 | bellard | /* IBAT3L (SPR 535) */
|
2128 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(535), SPR_SR | SPR_SW);
|
2129 | 79aceca5 | bellard | /* DBAT0U (SPR 536) */
|
2130 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(536), SPR_SR | SPR_SW);
|
2131 | 79aceca5 | bellard | /* DBAT0L (SPR 537) */
|
2132 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(537), SPR_SR | SPR_SW);
|
2133 | 79aceca5 | bellard | /* DBAT1U (SPR 538) */
|
2134 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(538), SPR_SR | SPR_SW);
|
2135 | 79aceca5 | bellard | /* DBAT1L (SPR 539) */
|
2136 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(539), SPR_SR | SPR_SW);
|
2137 | 79aceca5 | bellard | /* DBAT2U (SPR 540) */
|
2138 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(540), SPR_SR | SPR_SW);
|
2139 | 79aceca5 | bellard | /* DBAT2L (SPR 541) */
|
2140 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(541), SPR_SR | SPR_SW);
|
2141 | 79aceca5 | bellard | /* DBAT3U (SPR 542) */
|
2142 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(542), SPR_SR | SPR_SW);
|
2143 | 79aceca5 | bellard | /* DBAT3L (SPR 543) */
|
2144 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(543), SPR_SR | SPR_SW);
|
2145 | 79aceca5 | bellard | /* DABR (SPR 1013) */
|
2146 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(1013), SPR_SR | SPR_SW);
|
2147 | 79aceca5 | bellard | /* FPECR (SPR 1022) */
|
2148 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(1022), SPR_SR | SPR_SW);
|
2149 | 79aceca5 | bellard | /* PIR (SPR 1023) */
|
2150 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(1023), SPR_SR | SPR_SW);
|
2151 | 79aceca5 | bellard | /* PVR (SPR 287) */
|
2152 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(287), SPR_SR);
|
2153 | 79aceca5 | bellard | /* TBL (SPR 284) */
|
2154 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(284), SPR_SW);
|
2155 | 79aceca5 | bellard | /* TBU (SPR 285) */
|
2156 | 79aceca5 | bellard | spr_set_rights(SPR_ENCODE(285), SPR_SW);
|
2157 | 79aceca5 | bellard | } |
2158 | 79aceca5 | bellard | |
2159 | 79aceca5 | bellard | /* PPC "main stream" common instructions */
|
2160 | 79aceca5 | bellard | #define PPC_COMMON (PPC_INTEGER | PPC_FLOAT | PPC_FLOW | PPC_MEM | \
|
2161 | 79aceca5 | bellard | PPC_MISC | PPC_EXTERN | PPC_SEGMENT) |
2162 | 79aceca5 | bellard | |
2163 | 79aceca5 | bellard | typedef struct ppc_proc_t { |
2164 | 79aceca5 | bellard | int flags;
|
2165 | 79aceca5 | bellard | void *specific;
|
2166 | 79aceca5 | bellard | } ppc_proc_t; |
2167 | 79aceca5 | bellard | |
2168 | 79aceca5 | bellard | typedef struct ppc_def_t { |
2169 | 79aceca5 | bellard | unsigned long pvr; |
2170 | 79aceca5 | bellard | unsigned long pvr_mask; |
2171 | 79aceca5 | bellard | ppc_proc_t *proc; |
2172 | 79aceca5 | bellard | } ppc_def_t; |
2173 | 79aceca5 | bellard | |
2174 | 79aceca5 | bellard | static ppc_proc_t ppc_proc_common = {
|
2175 | 79aceca5 | bellard | .flags = PPC_COMMON, |
2176 | 79aceca5 | bellard | .specific = NULL,
|
2177 | 79aceca5 | bellard | }; |
2178 | 79aceca5 | bellard | |
2179 | 79aceca5 | bellard | static ppc_def_t ppc_defs[] =
|
2180 | 79aceca5 | bellard | { |
2181 | 79aceca5 | bellard | /* Fallback */
|
2182 | 79aceca5 | bellard | { |
2183 | 79aceca5 | bellard | .pvr = 0x00000000,
|
2184 | 79aceca5 | bellard | .pvr_mask = 0x00000000,
|
2185 | 79aceca5 | bellard | .proc = &ppc_proc_common, |
2186 | 79aceca5 | bellard | }, |
2187 | 79aceca5 | bellard | }; |
2188 | 79aceca5 | bellard | |
2189 | 79aceca5 | bellard | static int create_ppc_proc (unsigned long pvr) |
2190 | 79aceca5 | bellard | { |
2191 | 79aceca5 | bellard | opcode_t *opc; |
2192 | 79aceca5 | bellard | int i, flags;
|
2193 | 79aceca5 | bellard | |
2194 | 79aceca5 | bellard | fill_new_table(ppc_opcodes, 0x40);
|
2195 | 79aceca5 | bellard | for (i = 0; ; i++) { |
2196 | 79aceca5 | bellard | if ((ppc_defs[i].pvr & ppc_defs[i].pvr_mask) ==
|
2197 | 79aceca5 | bellard | (pvr & ppc_defs[i].pvr_mask)) { |
2198 | 79aceca5 | bellard | flags = ppc_defs[i].proc->flags; |
2199 | 79aceca5 | bellard | break;
|
2200 | 79aceca5 | bellard | } |
2201 | 79aceca5 | bellard | } |
2202 | 79aceca5 | bellard | |
2203 | 79aceca5 | bellard | for (opc = &opc_start + 1; opc != &opc_end; opc++) { |
2204 | 79aceca5 | bellard | if ((opc->type & flags) != 0) |
2205 | 79aceca5 | bellard | if (register_insn(opc) < 0) { |
2206 | 79aceca5 | bellard | fprintf(stderr, "*** ERROR initializing PPC instruction "
|
2207 | 79aceca5 | bellard | "0x%02x 0x%02x 0x%02x\n", opc->opc1, opc->opc2,
|
2208 | 79aceca5 | bellard | opc->opc3); |
2209 | 79aceca5 | bellard | return -1; |
2210 | 79aceca5 | bellard | } |
2211 | 79aceca5 | bellard | } |
2212 | 79aceca5 | bellard | fix_opcode_tables(); |
2213 | 79aceca5 | bellard | |
2214 | 79aceca5 | bellard | return 0; |
2215 | 79aceca5 | bellard | } |
2216 | 79aceca5 | bellard | |
2217 | 79aceca5 | bellard | /*****************************************************************************/
|
2218 | 79aceca5 | bellard | uint32_t do_load_xer (void);
|
2219 | 79aceca5 | bellard | |
2220 | 79aceca5 | bellard | void cpu_ppc_dump_state(CPUPPCState *env, FILE *f, int flags) |
2221 | 79aceca5 | bellard | { |
2222 | 79aceca5 | bellard | int i;
|
2223 | 79aceca5 | bellard | |
2224 | 79aceca5 | bellard | if (loglevel > 0) { |
2225 | 79aceca5 | bellard | fprintf(logfile, "nip=0x%08x LR=0x%08x CTR=0x%08x XER=0x%08x\n",
|
2226 | 79aceca5 | bellard | env->nip, env->LR, env->CTR, do_load_xer()); |
2227 | 79aceca5 | bellard | for (i = 0; i < 32; i++) { |
2228 | 79aceca5 | bellard | if ((i & 7) == 0) |
2229 | 79aceca5 | bellard | fprintf(logfile, "GPR%02d:", i);
|
2230 | 79aceca5 | bellard | fprintf(logfile, " %08x", env->gpr[i]);
|
2231 | 79aceca5 | bellard | if ((i & 7) == 7) |
2232 | 79aceca5 | bellard | fprintf(logfile, "\n");
|
2233 | 79aceca5 | bellard | } |
2234 | 79aceca5 | bellard | fprintf(logfile, "CR: 0x");
|
2235 | 79aceca5 | bellard | for (i = 0; i < 8; i++) |
2236 | 79aceca5 | bellard | fprintf(logfile, "%01x", env->crf[i]);
|
2237 | 79aceca5 | bellard | fprintf(logfile, " [");
|
2238 | 79aceca5 | bellard | for (i = 0; i < 8; i++) { |
2239 | 79aceca5 | bellard | char a = '-'; |
2240 | 79aceca5 | bellard | |
2241 | 79aceca5 | bellard | if (env->crf[i] & 0x08) |
2242 | 79aceca5 | bellard | a = 'L';
|
2243 | 79aceca5 | bellard | else if (env->crf[i] & 0x04) |
2244 | 79aceca5 | bellard | a = 'G';
|
2245 | 79aceca5 | bellard | else if (env->crf[i] & 0x02) |
2246 | 79aceca5 | bellard | a = 'E';
|
2247 | 79aceca5 | bellard | fprintf(logfile, " %c%c", a, env->crf[i] & 0x01 ? 'O' : ' '); |
2248 | 79aceca5 | bellard | } |
2249 | 79aceca5 | bellard | fprintf(logfile, " ] ");
|
2250 | 79aceca5 | bellard | fprintf(logfile, "TB: 0x%08x %08x\n", env->spr[SPR_ENCODE(269)], |
2251 | 79aceca5 | bellard | env->spr[SPR_ENCODE(268)]);
|
2252 | 79aceca5 | bellard | for (i = 0; i < 16; i++) { |
2253 | 79aceca5 | bellard | if ((i & 3) == 0) |
2254 | 79aceca5 | bellard | fprintf(logfile, "FPR%02d:", i);
|
2255 | 79aceca5 | bellard | fprintf(logfile, " %016llx", env->fpr[i]);
|
2256 | 79aceca5 | bellard | if ((i & 3) == 3) |
2257 | 79aceca5 | bellard | fprintf(logfile, "\n");
|
2258 | 79aceca5 | bellard | } |
2259 | 79aceca5 | bellard | fflush(logfile); |
2260 | 79aceca5 | bellard | } |
2261 | 79aceca5 | bellard | } |
2262 | 79aceca5 | bellard | |
2263 | 79aceca5 | bellard | CPUPPCState *cpu_ppc_init(void)
|
2264 | 79aceca5 | bellard | { |
2265 | 79aceca5 | bellard | CPUPPCState *env; |
2266 | 79aceca5 | bellard | |
2267 | 79aceca5 | bellard | cpu_exec_init(); |
2268 | 79aceca5 | bellard | |
2269 | 79aceca5 | bellard | env = malloc(sizeof(CPUPPCState));
|
2270 | 79aceca5 | bellard | if (!env)
|
2271 | 79aceca5 | bellard | return NULL; |
2272 | 79aceca5 | bellard | memset(env, 0, sizeof(CPUPPCState)); |
2273 | 79aceca5 | bellard | env->PVR = 0;
|
2274 | 79aceca5 | bellard | if (create_ppc_proc(0) < 0) |
2275 | 79aceca5 | bellard | return NULL; |
2276 | 79aceca5 | bellard | init_spr_rights(); |
2277 | 79aceca5 | bellard | |
2278 | 79aceca5 | bellard | return env;
|
2279 | 79aceca5 | bellard | } |
2280 | 79aceca5 | bellard | |
2281 | 79aceca5 | bellard | void cpu_ppc_close(CPUPPCState *env)
|
2282 | 79aceca5 | bellard | { |
2283 | 79aceca5 | bellard | /* Should also remove all opcode tables... */
|
2284 | 79aceca5 | bellard | free(env); |
2285 | 79aceca5 | bellard | } |
2286 | 79aceca5 | bellard | |
2287 | 79aceca5 | bellard | int gen_intermediate_code_internal (CPUState *env, TranslationBlock *tb,
|
2288 | 79aceca5 | bellard | int search_pc)
|
2289 | 79aceca5 | bellard | { |
2290 | 79aceca5 | bellard | DisasContext ctx; |
2291 | 79aceca5 | bellard | opc_handler_t **table, *handler; |
2292 | 79aceca5 | bellard | uint32_t pc_start; |
2293 | 79aceca5 | bellard | uint16_t *gen_opc_end; |
2294 | 79aceca5 | bellard | int j, lj = -1; |
2295 | 79aceca5 | bellard | int ret = 0; |
2296 | 79aceca5 | bellard | |
2297 | 79aceca5 | bellard | pc_start = tb->pc; |
2298 | 79aceca5 | bellard | gen_opc_ptr = gen_opc_buf; |
2299 | 79aceca5 | bellard | gen_opc_end = gen_opc_buf + OPC_MAX_SIZE; |
2300 | 79aceca5 | bellard | gen_opparam_ptr = gen_opparam_buf; |
2301 | 79aceca5 | bellard | ctx.nip = (uint32_t *)pc_start; |
2302 | 79aceca5 | bellard | ctx.tb_offset = 0;
|
2303 | 79aceca5 | bellard | ctx.supervisor = msr_ip; |
2304 | 79aceca5 | bellard | ctx.tb = tb; |
2305 | 79aceca5 | bellard | ctx.exception = 0;
|
2306 | 79aceca5 | bellard | |
2307 | 79aceca5 | bellard | while (ret == 0 && gen_opc_ptr < gen_opc_end) { |
2308 | 79aceca5 | bellard | if (search_pc) {
|
2309 | 79aceca5 | bellard | if (loglevel > 0) |
2310 | 79aceca5 | bellard | fprintf(logfile, "Search PC...\n");
|
2311 | 79aceca5 | bellard | j = gen_opc_ptr - gen_opc_buf; |
2312 | 79aceca5 | bellard | if (lj < j) {
|
2313 | 79aceca5 | bellard | lj++; |
2314 | 79aceca5 | bellard | while (lj < j)
|
2315 | 79aceca5 | bellard | gen_opc_instr_start[lj++] = 0;
|
2316 | 79aceca5 | bellard | gen_opc_pc[lj] = (uint32_t)ctx.nip; |
2317 | 79aceca5 | bellard | gen_opc_instr_start[lj] = 1;
|
2318 | 79aceca5 | bellard | } |
2319 | 79aceca5 | bellard | } |
2320 | 79aceca5 | bellard | ctx.opcode = __be32_to_cpu(*ctx.nip); |
2321 | 79aceca5 | bellard | #ifdef DEBUG_DISAS
|
2322 | 79aceca5 | bellard | if (loglevel > 0) { |
2323 | 79aceca5 | bellard | fprintf(logfile, "----------------\n");
|
2324 | 79aceca5 | bellard | fprintf(logfile, "%p: translate opcode %08x\n",
|
2325 | 79aceca5 | bellard | ctx.nip, ctx.opcode); |
2326 | 79aceca5 | bellard | } |
2327 | 79aceca5 | bellard | #endif
|
2328 | 79aceca5 | bellard | ctx.nip++; |
2329 | 79aceca5 | bellard | table = ppc_opcodes; |
2330 | 79aceca5 | bellard | handler = table[opc1(ctx.opcode)]; |
2331 | 79aceca5 | bellard | if (is_indirect_opcode(handler)) {
|
2332 | 79aceca5 | bellard | table = ind_table(handler); |
2333 | 79aceca5 | bellard | handler = table[opc2(ctx.opcode)]; |
2334 | 79aceca5 | bellard | if (is_indirect_opcode(handler)) {
|
2335 | 79aceca5 | bellard | table = ind_table(handler); |
2336 | 79aceca5 | bellard | handler = table[opc3(ctx.opcode)]; |
2337 | 79aceca5 | bellard | } |
2338 | 79aceca5 | bellard | } |
2339 | 79aceca5 | bellard | /* Is opcode *REALLY* valid ? */
|
2340 | 79aceca5 | bellard | if ((ctx.opcode & handler->inval) != 0) { |
2341 | 79aceca5 | bellard | if (loglevel > 0) { |
2342 | 79aceca5 | bellard | if (handler->handler == &gen_invalid) {
|
2343 | 79aceca5 | bellard | fprintf(logfile, "invalid/unsupported opcode: "
|
2344 | 79aceca5 | bellard | "%02x -%02x - %02x (%08x)\n", opc1(ctx.opcode),
|
2345 | 79aceca5 | bellard | opc2(ctx.opcode), opc3(ctx.opcode), ctx.opcode); |
2346 | 79aceca5 | bellard | } else {
|
2347 | 79aceca5 | bellard | fprintf(logfile, "invalid bits: %08x for opcode: "
|
2348 | 79aceca5 | bellard | "%02x -%02x - %02x (%p)\n",
|
2349 | 79aceca5 | bellard | ctx.opcode & handler->inval, opc1(ctx.opcode), |
2350 | 79aceca5 | bellard | opc2(ctx.opcode), opc3(ctx.opcode), |
2351 | 79aceca5 | bellard | handler->handler); |
2352 | 79aceca5 | bellard | } |
2353 | 79aceca5 | bellard | } |
2354 | 79aceca5 | bellard | ret = GET_RETVAL(gen_invalid, ctx.opcode); |
2355 | 79aceca5 | bellard | } else {
|
2356 | 79aceca5 | bellard | ret = GET_RETVAL(*(handler->handler), ctx.opcode); |
2357 | 79aceca5 | bellard | } |
2358 | 79aceca5 | bellard | ctx.tb_offset++; |
2359 | 79aceca5 | bellard | #if defined (DO_SINGLE_STEP)
|
2360 | 79aceca5 | bellard | break;
|
2361 | 79aceca5 | bellard | #endif
|
2362 | 79aceca5 | bellard | } |
2363 | 79aceca5 | bellard | #if defined (DO_STEP_FLUSH)
|
2364 | 79aceca5 | bellard | tb_flush(); |
2365 | 79aceca5 | bellard | #endif
|
2366 | 79aceca5 | bellard | /* We need to update the time base */
|
2367 | 79aceca5 | bellard | if (!search_pc)
|
2368 | 79aceca5 | bellard | gen_op_update_tb(ctx.tb_offset); |
2369 | 79aceca5 | bellard | /* If we are in step-by-step mode, do a branch to the next instruction
|
2370 | 79aceca5 | bellard | * so the nip will be up-to-date
|
2371 | 79aceca5 | bellard | */
|
2372 | 79aceca5 | bellard | #if defined (DO_SINGLE_STEP)
|
2373 | 79aceca5 | bellard | if (ret == 0) { |
2374 | 79aceca5 | bellard | gen_op_b((uint32_t)ctx.nip); |
2375 | 79aceca5 | bellard | ret = EXCP_BRANCH; |
2376 | 79aceca5 | bellard | } |
2377 | 79aceca5 | bellard | #endif
|
2378 | 79aceca5 | bellard | /* If the exeption isn't a PPC one,
|
2379 | 79aceca5 | bellard | * generate it now.
|
2380 | 79aceca5 | bellard | */
|
2381 | 79aceca5 | bellard | if (ret != EXCP_BRANCH) {
|
2382 | 79aceca5 | bellard | gen_op_set_T0(0);
|
2383 | 79aceca5 | bellard | if ((ret & 0x2000) == 0) |
2384 | 79aceca5 | bellard | gen_op_raise_exception(ret); |
2385 | 79aceca5 | bellard | } |
2386 | 79aceca5 | bellard | /* TO BE FIXED: T0 hasn't got a proper value, which makes tb_add_jump
|
2387 | 79aceca5 | bellard | * do bad business and then qemu crashes !
|
2388 | 79aceca5 | bellard | */
|
2389 | 79aceca5 | bellard | gen_op_set_T0(0);
|
2390 | 79aceca5 | bellard | /* Generate the return instruction */
|
2391 | 79aceca5 | bellard | gen_op_exit_tb(); |
2392 | 79aceca5 | bellard | *gen_opc_ptr = INDEX_op_end; |
2393 | 79aceca5 | bellard | if (!search_pc)
|
2394 | 79aceca5 | bellard | tb->size = (uint32_t)ctx.nip - pc_start; |
2395 | 79aceca5 | bellard | else
|
2396 | 79aceca5 | bellard | tb->size = 0;
|
2397 | 79aceca5 | bellard | // *gen_opc_ptr = INDEX_op_end;
|
2398 | 79aceca5 | bellard | #ifdef DEBUG_DISAS
|
2399 | 79aceca5 | bellard | if (loglevel > 0) { |
2400 | 79aceca5 | bellard | fprintf(logfile, "IN: %s\n", lookup_symbol((void *)pc_start)); |
2401 | 79aceca5 | bellard | disas(logfile, (void *)pc_start, (uint32_t)ctx.nip - pc_start, 0, 0); |
2402 | 79aceca5 | bellard | fprintf(logfile, "\n");
|
2403 | 79aceca5 | bellard | |
2404 | 79aceca5 | bellard | fprintf(logfile, "OP:\n");
|
2405 | 79aceca5 | bellard | dump_ops(gen_opc_buf, gen_opparam_buf); |
2406 | 79aceca5 | bellard | fprintf(logfile, "\n");
|
2407 | 79aceca5 | bellard | } |
2408 | 79aceca5 | bellard | #endif
|
2409 | 79aceca5 | bellard | |
2410 | 79aceca5 | bellard | return 0; |
2411 | 79aceca5 | bellard | } |
2412 | 79aceca5 | bellard | |
2413 | 79aceca5 | bellard | int gen_intermediate_code(CPUState *env, struct TranslationBlock *tb) |
2414 | 79aceca5 | bellard | { |
2415 | 79aceca5 | bellard | return gen_intermediate_code_internal(env, tb, 0); |
2416 | 79aceca5 | bellard | } |
2417 | 79aceca5 | bellard | |
2418 | 79aceca5 | bellard | int gen_intermediate_code_pc(CPUState *env, struct TranslationBlock *tb) |
2419 | 79aceca5 | bellard | { |
2420 | 79aceca5 | bellard | return gen_intermediate_code_internal(env, tb, 1); |
2421 | 79aceca5 | bellard | } |