root / target-ppc / cpu.h @ 082c6681
History | View | Annotate | Download (57.4 kB)
1 |
/*
|
---|---|
2 |
* PowerPC emulation cpu definitions for qemu.
|
3 |
*
|
4 |
* Copyright (c) 2003-2007 Jocelyn Mayer
|
5 |
*
|
6 |
* This library is free software; you can redistribute it and/or
|
7 |
* modify it under the terms of the GNU Lesser General Public
|
8 |
* License as published by the Free Software Foundation; either
|
9 |
* version 2 of the License, or (at your option) any later version.
|
10 |
*
|
11 |
* This library is distributed in the hope that it will be useful,
|
12 |
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 |
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 |
* Lesser General Public License for more details.
|
15 |
*
|
16 |
* You should have received a copy of the GNU Lesser General Public
|
17 |
* License along with this library; if not, write to the Free Software
|
18 |
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 |
*/
|
20 |
#if !defined (__CPU_PPC_H__)
|
21 |
#define __CPU_PPC_H__
|
22 |
|
23 |
#include "config.h" |
24 |
#include <inttypes.h> |
25 |
|
26 |
//#define PPC_EMULATE_32BITS_HYPV
|
27 |
|
28 |
#if defined (TARGET_PPC64)
|
29 |
/* PowerPC 64 definitions */
|
30 |
typedef uint64_t ppc_gpr_t;
|
31 |
#define TARGET_GPR_BITS 64 |
32 |
#define TARGET_LONG_BITS 64 |
33 |
#define REGX "%016" PRIx64 |
34 |
#define TARGET_PAGE_BITS 12 |
35 |
|
36 |
#else /* defined (TARGET_PPC64) */ |
37 |
/* PowerPC 32 definitions */
|
38 |
#if (HOST_LONG_BITS >= 64) |
39 |
/* When using 64 bits temporary registers,
|
40 |
* we can use 64 bits GPR with no extra cost
|
41 |
* It's even an optimization as this will prevent
|
42 |
* the compiler to do unuseful masking in the micro-ops.
|
43 |
*/
|
44 |
typedef uint64_t ppc_gpr_t;
|
45 |
#define TARGET_GPR_BITS 64 |
46 |
#define REGX "%08" PRIx64 |
47 |
#else /* (HOST_LONG_BITS >= 64) */ |
48 |
typedef uint32_t ppc_gpr_t;
|
49 |
#define TARGET_GPR_BITS 32 |
50 |
#define REGX "%08" PRIx32 |
51 |
#endif /* (HOST_LONG_BITS >= 64) */ |
52 |
|
53 |
#define TARGET_LONG_BITS 32 |
54 |
|
55 |
#if defined(TARGET_PPCEMB)
|
56 |
/* Specific definitions for PowerPC embedded */
|
57 |
/* BookE have 36 bits physical address space */
|
58 |
#define TARGET_PHYS_ADDR_BITS 64 |
59 |
#if defined(CONFIG_USER_ONLY)
|
60 |
/* It looks like a lot of Linux programs assume page size
|
61 |
* is 4kB long. This is evil, but we have to deal with it...
|
62 |
*/
|
63 |
#define TARGET_PAGE_BITS 12 |
64 |
#else /* defined(CONFIG_USER_ONLY) */ |
65 |
/* Pages can be 1 kB small */
|
66 |
#define TARGET_PAGE_BITS 10 |
67 |
#endif /* defined(CONFIG_USER_ONLY) */ |
68 |
#else /* defined(TARGET_PPCEMB) */ |
69 |
/* "standard" PowerPC 32 definitions */
|
70 |
#define TARGET_PAGE_BITS 12 |
71 |
#endif /* defined(TARGET_PPCEMB) */ |
72 |
|
73 |
#endif /* defined (TARGET_PPC64) */ |
74 |
|
75 |
#include "cpu-defs.h" |
76 |
|
77 |
#define ADDRX TARGET_FMT_lx
|
78 |
#define PADDRX TARGET_FMT_plx
|
79 |
|
80 |
#include <setjmp.h> |
81 |
|
82 |
#include "softfloat.h" |
83 |
|
84 |
#define TARGET_HAS_ICE 1 |
85 |
|
86 |
#if defined (TARGET_PPC64)
|
87 |
#define ELF_MACHINE EM_PPC64
|
88 |
#else
|
89 |
#define ELF_MACHINE EM_PPC
|
90 |
#endif
|
91 |
|
92 |
/*****************************************************************************/
|
93 |
/* MMU model */
|
94 |
typedef enum powerpc_mmu_t powerpc_mmu_t; |
95 |
enum powerpc_mmu_t {
|
96 |
POWERPC_MMU_UNKNOWN = 0x00000000,
|
97 |
/* Standard 32 bits PowerPC MMU */
|
98 |
POWERPC_MMU_32B = 0x00000001,
|
99 |
/* PowerPC 6xx MMU with software TLB */
|
100 |
POWERPC_MMU_SOFT_6xx = 0x00000002,
|
101 |
/* PowerPC 74xx MMU with software TLB */
|
102 |
POWERPC_MMU_SOFT_74xx = 0x00000003,
|
103 |
/* PowerPC 4xx MMU with software TLB */
|
104 |
POWERPC_MMU_SOFT_4xx = 0x00000004,
|
105 |
/* PowerPC 4xx MMU with software TLB and zones protections */
|
106 |
POWERPC_MMU_SOFT_4xx_Z = 0x00000005,
|
107 |
/* PowerPC MMU in real mode only */
|
108 |
POWERPC_MMU_REAL = 0x00000006,
|
109 |
/* Freescale MPC8xx MMU model */
|
110 |
POWERPC_MMU_MPC8xx = 0x00000007,
|
111 |
/* BookE MMU model */
|
112 |
POWERPC_MMU_BOOKE = 0x00000008,
|
113 |
/* BookE FSL MMU model */
|
114 |
POWERPC_MMU_BOOKE_FSL = 0x00000009,
|
115 |
/* PowerPC 601 MMU model (specific BATs format) */
|
116 |
POWERPC_MMU_601 = 0x0000000A,
|
117 |
#if defined(TARGET_PPC64)
|
118 |
#define POWERPC_MMU_64 0x00010000 |
119 |
/* 64 bits PowerPC MMU */
|
120 |
POWERPC_MMU_64B = POWERPC_MMU_64 | 0x00000001,
|
121 |
/* 620 variant (no segment exceptions) */
|
122 |
POWERPC_MMU_620 = POWERPC_MMU_64 | 0x00000002,
|
123 |
#endif /* defined(TARGET_PPC64) */ |
124 |
}; |
125 |
|
126 |
/*****************************************************************************/
|
127 |
/* Exception model */
|
128 |
typedef enum powerpc_excp_t powerpc_excp_t; |
129 |
enum powerpc_excp_t {
|
130 |
POWERPC_EXCP_UNKNOWN = 0,
|
131 |
/* Standard PowerPC exception model */
|
132 |
POWERPC_EXCP_STD, |
133 |
/* PowerPC 40x exception model */
|
134 |
POWERPC_EXCP_40x, |
135 |
/* PowerPC 601 exception model */
|
136 |
POWERPC_EXCP_601, |
137 |
/* PowerPC 602 exception model */
|
138 |
POWERPC_EXCP_602, |
139 |
/* PowerPC 603 exception model */
|
140 |
POWERPC_EXCP_603, |
141 |
/* PowerPC 603e exception model */
|
142 |
POWERPC_EXCP_603E, |
143 |
/* PowerPC G2 exception model */
|
144 |
POWERPC_EXCP_G2, |
145 |
/* PowerPC 604 exception model */
|
146 |
POWERPC_EXCP_604, |
147 |
/* PowerPC 7x0 exception model */
|
148 |
POWERPC_EXCP_7x0, |
149 |
/* PowerPC 7x5 exception model */
|
150 |
POWERPC_EXCP_7x5, |
151 |
/* PowerPC 74xx exception model */
|
152 |
POWERPC_EXCP_74xx, |
153 |
/* BookE exception model */
|
154 |
POWERPC_EXCP_BOOKE, |
155 |
#if defined(TARGET_PPC64)
|
156 |
/* PowerPC 970 exception model */
|
157 |
POWERPC_EXCP_970, |
158 |
#endif /* defined(TARGET_PPC64) */ |
159 |
}; |
160 |
|
161 |
/*****************************************************************************/
|
162 |
/* Exception vectors definitions */
|
163 |
enum {
|
164 |
POWERPC_EXCP_NONE = -1,
|
165 |
/* The 64 first entries are used by the PowerPC embedded specification */
|
166 |
POWERPC_EXCP_CRITICAL = 0, /* Critical input */ |
167 |
POWERPC_EXCP_MCHECK = 1, /* Machine check exception */ |
168 |
POWERPC_EXCP_DSI = 2, /* Data storage exception */ |
169 |
POWERPC_EXCP_ISI = 3, /* Instruction storage exception */ |
170 |
POWERPC_EXCP_EXTERNAL = 4, /* External input */ |
171 |
POWERPC_EXCP_ALIGN = 5, /* Alignment exception */ |
172 |
POWERPC_EXCP_PROGRAM = 6, /* Program exception */ |
173 |
POWERPC_EXCP_FPU = 7, /* Floating-point unavailable exception */ |
174 |
POWERPC_EXCP_SYSCALL = 8, /* System call exception */ |
175 |
POWERPC_EXCP_APU = 9, /* Auxiliary processor unavailable */ |
176 |
POWERPC_EXCP_DECR = 10, /* Decrementer exception */ |
177 |
POWERPC_EXCP_FIT = 11, /* Fixed-interval timer interrupt */ |
178 |
POWERPC_EXCP_WDT = 12, /* Watchdog timer interrupt */ |
179 |
POWERPC_EXCP_DTLB = 13, /* Data TLB miss */ |
180 |
POWERPC_EXCP_ITLB = 14, /* Instruction TLB miss */ |
181 |
POWERPC_EXCP_DEBUG = 15, /* Debug interrupt */ |
182 |
/* Vectors 16 to 31 are reserved */
|
183 |
POWERPC_EXCP_SPEU = 32, /* SPE/embedded floating-point unavailable */ |
184 |
POWERPC_EXCP_EFPDI = 33, /* Embedded floating-point data interrupt */ |
185 |
POWERPC_EXCP_EFPRI = 34, /* Embedded floating-point round interrupt */ |
186 |
POWERPC_EXCP_EPERFM = 35, /* Embedded performance monitor interrupt */ |
187 |
POWERPC_EXCP_DOORI = 36, /* Embedded doorbell interrupt */ |
188 |
POWERPC_EXCP_DOORCI = 37, /* Embedded doorbell critical interrupt */ |
189 |
/* Vectors 38 to 63 are reserved */
|
190 |
/* Exceptions defined in the PowerPC server specification */
|
191 |
POWERPC_EXCP_RESET = 64, /* System reset exception */ |
192 |
POWERPC_EXCP_DSEG = 65, /* Data segment exception */ |
193 |
POWERPC_EXCP_ISEG = 66, /* Instruction segment exception */ |
194 |
POWERPC_EXCP_HDECR = 67, /* Hypervisor decrementer exception */ |
195 |
POWERPC_EXCP_TRACE = 68, /* Trace exception */ |
196 |
POWERPC_EXCP_HDSI = 69, /* Hypervisor data storage exception */ |
197 |
POWERPC_EXCP_HISI = 70, /* Hypervisor instruction storage exception */ |
198 |
POWERPC_EXCP_HDSEG = 71, /* Hypervisor data segment exception */ |
199 |
POWERPC_EXCP_HISEG = 72, /* Hypervisor instruction segment exception */ |
200 |
POWERPC_EXCP_VPU = 73, /* Vector unavailable exception */ |
201 |
/* 40x specific exceptions */
|
202 |
POWERPC_EXCP_PIT = 74, /* Programmable interval timer interrupt */ |
203 |
/* 601 specific exceptions */
|
204 |
POWERPC_EXCP_IO = 75, /* IO error exception */ |
205 |
POWERPC_EXCP_RUNM = 76, /* Run mode exception */ |
206 |
/* 602 specific exceptions */
|
207 |
POWERPC_EXCP_EMUL = 77, /* Emulation trap exception */ |
208 |
/* 602/603 specific exceptions */
|
209 |
POWERPC_EXCP_IFTLB = 78, /* Instruction fetch TLB miss */ |
210 |
POWERPC_EXCP_DLTLB = 79, /* Data load TLB miss */ |
211 |
POWERPC_EXCP_DSTLB = 80, /* Data store TLB miss */ |
212 |
/* Exceptions available on most PowerPC */
|
213 |
POWERPC_EXCP_FPA = 81, /* Floating-point assist exception */ |
214 |
POWERPC_EXCP_DABR = 82, /* Data address breakpoint */ |
215 |
POWERPC_EXCP_IABR = 83, /* Instruction address breakpoint */ |
216 |
POWERPC_EXCP_SMI = 84, /* System management interrupt */ |
217 |
POWERPC_EXCP_PERFM = 85, /* Embedded performance monitor interrupt */ |
218 |
/* 7xx/74xx specific exceptions */
|
219 |
POWERPC_EXCP_THERM = 86, /* Thermal interrupt */ |
220 |
/* 74xx specific exceptions */
|
221 |
POWERPC_EXCP_VPUA = 87, /* Vector assist exception */ |
222 |
/* 970FX specific exceptions */
|
223 |
POWERPC_EXCP_SOFTP = 88, /* Soft patch exception */ |
224 |
POWERPC_EXCP_MAINT = 89, /* Maintenance exception */ |
225 |
/* Freescale embeded cores specific exceptions */
|
226 |
POWERPC_EXCP_MEXTBR = 90, /* Maskable external breakpoint */ |
227 |
POWERPC_EXCP_NMEXTBR = 91, /* Non maskable external breakpoint */ |
228 |
POWERPC_EXCP_ITLBE = 92, /* Instruction TLB error */ |
229 |
POWERPC_EXCP_DTLBE = 93, /* Data TLB error */ |
230 |
/* EOL */
|
231 |
POWERPC_EXCP_NB = 96,
|
232 |
/* Qemu exceptions: used internally during code translation */
|
233 |
POWERPC_EXCP_STOP = 0x200, /* stop translation */ |
234 |
POWERPC_EXCP_BRANCH = 0x201, /* branch instruction */ |
235 |
/* Qemu exceptions: special cases we want to stop translation */
|
236 |
POWERPC_EXCP_SYNC = 0x202, /* context synchronizing instruction */ |
237 |
POWERPC_EXCP_SYSCALL_USER = 0x203, /* System call in user mode only */ |
238 |
}; |
239 |
|
240 |
/* Exceptions error codes */
|
241 |
enum {
|
242 |
/* Exception subtypes for POWERPC_EXCP_ALIGN */
|
243 |
POWERPC_EXCP_ALIGN_FP = 0x01, /* FP alignment exception */ |
244 |
POWERPC_EXCP_ALIGN_LST = 0x02, /* Unaligned mult/extern load/store */ |
245 |
POWERPC_EXCP_ALIGN_LE = 0x03, /* Multiple little-endian access */ |
246 |
POWERPC_EXCP_ALIGN_PROT = 0x04, /* Access cross protection boundary */ |
247 |
POWERPC_EXCP_ALIGN_BAT = 0x05, /* Access cross a BAT/seg boundary */ |
248 |
POWERPC_EXCP_ALIGN_CACHE = 0x06, /* Impossible dcbz access */ |
249 |
/* Exception subtypes for POWERPC_EXCP_PROGRAM */
|
250 |
/* FP exceptions */
|
251 |
POWERPC_EXCP_FP = 0x10,
|
252 |
POWERPC_EXCP_FP_OX = 0x01, /* FP overflow */ |
253 |
POWERPC_EXCP_FP_UX = 0x02, /* FP underflow */ |
254 |
POWERPC_EXCP_FP_ZX = 0x03, /* FP divide by zero */ |
255 |
POWERPC_EXCP_FP_XX = 0x04, /* FP inexact */ |
256 |
POWERPC_EXCP_FP_VXSNAN = 0x05, /* FP invalid SNaN op */ |
257 |
POWERPC_EXCP_FP_VXISI = 0x06, /* FP invalid infinite subtraction */ |
258 |
POWERPC_EXCP_FP_VXIDI = 0x07, /* FP invalid infinite divide */ |
259 |
POWERPC_EXCP_FP_VXZDZ = 0x08, /* FP invalid zero divide */ |
260 |
POWERPC_EXCP_FP_VXIMZ = 0x09, /* FP invalid infinite * zero */ |
261 |
POWERPC_EXCP_FP_VXVC = 0x0A, /* FP invalid compare */ |
262 |
POWERPC_EXCP_FP_VXSOFT = 0x0B, /* FP invalid operation */ |
263 |
POWERPC_EXCP_FP_VXSQRT = 0x0C, /* FP invalid square root */ |
264 |
POWERPC_EXCP_FP_VXCVI = 0x0D, /* FP invalid integer conversion */ |
265 |
/* Invalid instruction */
|
266 |
POWERPC_EXCP_INVAL = 0x20,
|
267 |
POWERPC_EXCP_INVAL_INVAL = 0x01, /* Invalid instruction */ |
268 |
POWERPC_EXCP_INVAL_LSWX = 0x02, /* Invalid lswx instruction */ |
269 |
POWERPC_EXCP_INVAL_SPR = 0x03, /* Invalid SPR access */ |
270 |
POWERPC_EXCP_INVAL_FP = 0x04, /* Unimplemented mandatory fp instr */ |
271 |
/* Privileged instruction */
|
272 |
POWERPC_EXCP_PRIV = 0x30,
|
273 |
POWERPC_EXCP_PRIV_OPC = 0x01, /* Privileged operation exception */ |
274 |
POWERPC_EXCP_PRIV_REG = 0x02, /* Privileged register exception */ |
275 |
/* Trap */
|
276 |
POWERPC_EXCP_TRAP = 0x40,
|
277 |
}; |
278 |
|
279 |
/*****************************************************************************/
|
280 |
/* Input pins model */
|
281 |
typedef enum powerpc_input_t powerpc_input_t; |
282 |
enum powerpc_input_t {
|
283 |
PPC_FLAGS_INPUT_UNKNOWN = 0,
|
284 |
/* PowerPC 6xx bus */
|
285 |
PPC_FLAGS_INPUT_6xx, |
286 |
/* BookE bus */
|
287 |
PPC_FLAGS_INPUT_BookE, |
288 |
/* PowerPC 405 bus */
|
289 |
PPC_FLAGS_INPUT_405, |
290 |
/* PowerPC 970 bus */
|
291 |
PPC_FLAGS_INPUT_970, |
292 |
/* PowerPC 401 bus */
|
293 |
PPC_FLAGS_INPUT_401, |
294 |
/* Freescale RCPU bus */
|
295 |
PPC_FLAGS_INPUT_RCPU, |
296 |
}; |
297 |
|
298 |
#define PPC_INPUT(env) (env->bus_model)
|
299 |
|
300 |
/*****************************************************************************/
|
301 |
typedef struct ppc_def_t ppc_def_t; |
302 |
typedef struct opc_handler_t opc_handler_t; |
303 |
|
304 |
/*****************************************************************************/
|
305 |
/* Types used to describe some PowerPC registers */
|
306 |
typedef struct CPUPPCState CPUPPCState; |
307 |
typedef struct ppc_tb_t ppc_tb_t; |
308 |
typedef struct ppc_spr_t ppc_spr_t; |
309 |
typedef struct ppc_dcr_t ppc_dcr_t; |
310 |
typedef union ppc_avr_t ppc_avr_t; |
311 |
typedef union ppc_tlb_t ppc_tlb_t; |
312 |
|
313 |
/* SPR access micro-ops generations callbacks */
|
314 |
struct ppc_spr_t {
|
315 |
void (*uea_read)(void *opaque, int spr_num); |
316 |
void (*uea_write)(void *opaque, int spr_num); |
317 |
#if !defined(CONFIG_USER_ONLY)
|
318 |
void (*oea_read)(void *opaque, int spr_num); |
319 |
void (*oea_write)(void *opaque, int spr_num); |
320 |
void (*hea_read)(void *opaque, int spr_num); |
321 |
void (*hea_write)(void *opaque, int spr_num); |
322 |
#endif
|
323 |
const unsigned char *name; |
324 |
}; |
325 |
|
326 |
/* Altivec registers (128 bits) */
|
327 |
union ppc_avr_t {
|
328 |
uint8_t u8[16];
|
329 |
uint16_t u16[8];
|
330 |
uint32_t u32[4];
|
331 |
uint64_t u64[2];
|
332 |
}; |
333 |
|
334 |
/* Software TLB cache */
|
335 |
typedef struct ppc6xx_tlb_t ppc6xx_tlb_t; |
336 |
struct ppc6xx_tlb_t {
|
337 |
target_ulong pte0; |
338 |
target_ulong pte1; |
339 |
target_ulong EPN; |
340 |
}; |
341 |
|
342 |
typedef struct ppcemb_tlb_t ppcemb_tlb_t; |
343 |
struct ppcemb_tlb_t {
|
344 |
target_phys_addr_t RPN; |
345 |
target_ulong EPN; |
346 |
target_ulong PID; |
347 |
target_ulong size; |
348 |
uint32_t prot; |
349 |
uint32_t attr; /* Storage attributes */
|
350 |
}; |
351 |
|
352 |
union ppc_tlb_t {
|
353 |
ppc6xx_tlb_t tlb6; |
354 |
ppcemb_tlb_t tlbe; |
355 |
}; |
356 |
|
357 |
/*****************************************************************************/
|
358 |
/* Machine state register bits definition */
|
359 |
#define MSR_SF 63 /* Sixty-four-bit mode hflags */ |
360 |
#define MSR_ISF 61 /* Sixty-four-bit interrupt mode on 630 */ |
361 |
#define MSR_SHV 60 /* hypervisor state hflags */ |
362 |
#define MSR_CM 31 /* Computation mode for BookE hflags */ |
363 |
#define MSR_ICM 30 /* Interrupt computation mode for BookE */ |
364 |
#define MSR_THV 29 /* hypervisor state for 32 bits PowerPC hflags */ |
365 |
#define MSR_UCLE 26 /* User-mode cache lock enable for BookE */ |
366 |
#define MSR_VR 25 /* altivec available x hflags */ |
367 |
#define MSR_SPE 25 /* SPE enable for BookE x hflags */ |
368 |
#define MSR_AP 23 /* Access privilege state on 602 hflags */ |
369 |
#define MSR_SA 22 /* Supervisor access mode on 602 hflags */ |
370 |
#define MSR_KEY 19 /* key bit on 603e */ |
371 |
#define MSR_POW 18 /* Power management */ |
372 |
#define MSR_TGPR 17 /* TGPR usage on 602/603 x */ |
373 |
#define MSR_CE 17 /* Critical interrupt enable on embedded PowerPC x */ |
374 |
#define MSR_ILE 16 /* Interrupt little-endian mode */ |
375 |
#define MSR_EE 15 /* External interrupt enable */ |
376 |
#define MSR_PR 14 /* Problem state hflags */ |
377 |
#define MSR_FP 13 /* Floating point available hflags */ |
378 |
#define MSR_ME 12 /* Machine check interrupt enable */ |
379 |
#define MSR_FE0 11 /* Floating point exception mode 0 hflags */ |
380 |
#define MSR_SE 10 /* Single-step trace enable x hflags */ |
381 |
#define MSR_DWE 10 /* Debug wait enable on 405 x */ |
382 |
#define MSR_UBLE 10 /* User BTB lock enable on e500 x */ |
383 |
#define MSR_BE 9 /* Branch trace enable x hflags */ |
384 |
#define MSR_DE 9 /* Debug interrupts enable on embedded PowerPC x */ |
385 |
#define MSR_FE1 8 /* Floating point exception mode 1 hflags */ |
386 |
#define MSR_AL 7 /* AL bit on POWER */ |
387 |
#define MSR_EP 6 /* Exception prefix on 601 */ |
388 |
#define MSR_IR 5 /* Instruction relocate */ |
389 |
#define MSR_DR 4 /* Data relocate */ |
390 |
#define MSR_PE 3 /* Protection enable on 403 */ |
391 |
#define MSR_PX 2 /* Protection exclusive on 403 x */ |
392 |
#define MSR_PMM 2 /* Performance monitor mark on POWER x */ |
393 |
#define MSR_RI 1 /* Recoverable interrupt 1 */ |
394 |
#define MSR_LE 0 /* Little-endian mode 1 hflags */ |
395 |
|
396 |
#define msr_sf ((env->msr >> MSR_SF) & 1) |
397 |
#define msr_isf ((env->msr >> MSR_ISF) & 1) |
398 |
#define msr_shv ((env->msr >> MSR_SHV) & 1) |
399 |
#define msr_cm ((env->msr >> MSR_CM) & 1) |
400 |
#define msr_icm ((env->msr >> MSR_ICM) & 1) |
401 |
#define msr_thv ((env->msr >> MSR_THV) & 1) |
402 |
#define msr_ucle ((env->msr >> MSR_UCLE) & 1) |
403 |
#define msr_vr ((env->msr >> MSR_VR) & 1) |
404 |
#define msr_spe ((env->msr >> MSR_SE) & 1) |
405 |
#define msr_ap ((env->msr >> MSR_AP) & 1) |
406 |
#define msr_sa ((env->msr >> MSR_SA) & 1) |
407 |
#define msr_key ((env->msr >> MSR_KEY) & 1) |
408 |
#define msr_pow ((env->msr >> MSR_POW) & 1) |
409 |
#define msr_tgpr ((env->msr >> MSR_TGPR) & 1) |
410 |
#define msr_ce ((env->msr >> MSR_CE) & 1) |
411 |
#define msr_ile ((env->msr >> MSR_ILE) & 1) |
412 |
#define msr_ee ((env->msr >> MSR_EE) & 1) |
413 |
#define msr_pr ((env->msr >> MSR_PR) & 1) |
414 |
#define msr_fp ((env->msr >> MSR_FP) & 1) |
415 |
#define msr_me ((env->msr >> MSR_ME) & 1) |
416 |
#define msr_fe0 ((env->msr >> MSR_FE0) & 1) |
417 |
#define msr_se ((env->msr >> MSR_SE) & 1) |
418 |
#define msr_dwe ((env->msr >> MSR_DWE) & 1) |
419 |
#define msr_uble ((env->msr >> MSR_UBLE) & 1) |
420 |
#define msr_be ((env->msr >> MSR_BE) & 1) |
421 |
#define msr_de ((env->msr >> MSR_DE) & 1) |
422 |
#define msr_fe1 ((env->msr >> MSR_FE1) & 1) |
423 |
#define msr_al ((env->msr >> MSR_AL) & 1) |
424 |
#define msr_ep ((env->msr >> MSR_EP) & 1) |
425 |
#define msr_ir ((env->msr >> MSR_IR) & 1) |
426 |
#define msr_dr ((env->msr >> MSR_DR) & 1) |
427 |
#define msr_pe ((env->msr >> MSR_PE) & 1) |
428 |
#define msr_px ((env->msr >> MSR_PX) & 1) |
429 |
#define msr_pmm ((env->msr >> MSR_PMM) & 1) |
430 |
#define msr_ri ((env->msr >> MSR_RI) & 1) |
431 |
#define msr_le ((env->msr >> MSR_LE) & 1) |
432 |
/* Hypervisor bit is more specific */
|
433 |
#if defined(TARGET_PPC64)
|
434 |
#define MSR_HVB (1ULL << MSR_SHV) |
435 |
#define msr_hv msr_shv
|
436 |
#else
|
437 |
#if defined(PPC_EMULATE_32BITS_HYPV)
|
438 |
#define MSR_HVB (1ULL << MSR_THV) |
439 |
#define msr_hv msr_thv
|
440 |
#else
|
441 |
#define MSR_HVB (0ULL) |
442 |
#define msr_hv (0) |
443 |
#endif
|
444 |
#endif
|
445 |
|
446 |
enum {
|
447 |
POWERPC_FLAG_NONE = 0x00000000,
|
448 |
/* Flag for MSR bit 25 signification (VRE/SPE) */
|
449 |
POWERPC_FLAG_SPE = 0x00000001,
|
450 |
POWERPC_FLAG_VRE = 0x00000002,
|
451 |
/* Flag for MSR bit 17 signification (TGPR/CE) */
|
452 |
POWERPC_FLAG_TGPR = 0x00000004,
|
453 |
POWERPC_FLAG_CE = 0x00000008,
|
454 |
/* Flag for MSR bit 10 signification (SE/DWE/UBLE) */
|
455 |
POWERPC_FLAG_SE = 0x00000010,
|
456 |
POWERPC_FLAG_DWE = 0x00000020,
|
457 |
POWERPC_FLAG_UBLE = 0x00000040,
|
458 |
/* Flag for MSR bit 9 signification (BE/DE) */
|
459 |
POWERPC_FLAG_BE = 0x00000080,
|
460 |
POWERPC_FLAG_DE = 0x00000100,
|
461 |
/* Flag for MSR bit 2 signification (PX/PMM) */
|
462 |
POWERPC_FLAG_PX = 0x00000200,
|
463 |
POWERPC_FLAG_PMM = 0x00000400,
|
464 |
/* Flag for special features */
|
465 |
/* Decrementer clock: RTC clock (POWER, 601) or bus clock */
|
466 |
POWERPC_FLAG_RTC_CLK = 0x00010000,
|
467 |
POWERPC_FLAG_BUS_CLK = 0x00020000,
|
468 |
}; |
469 |
|
470 |
/*****************************************************************************/
|
471 |
/* Floating point status and control register */
|
472 |
#define FPSCR_FX 31 /* Floating-point exception summary */ |
473 |
#define FPSCR_FEX 30 /* Floating-point enabled exception summary */ |
474 |
#define FPSCR_VX 29 /* Floating-point invalid operation exception summ. */ |
475 |
#define FPSCR_OX 28 /* Floating-point overflow exception */ |
476 |
#define FPSCR_UX 27 /* Floating-point underflow exception */ |
477 |
#define FPSCR_ZX 26 /* Floating-point zero divide exception */ |
478 |
#define FPSCR_XX 25 /* Floating-point inexact exception */ |
479 |
#define FPSCR_VXSNAN 24 /* Floating-point invalid operation exception (sNan) */ |
480 |
#define FPSCR_VXISI 23 /* Floating-point invalid operation exception (inf) */ |
481 |
#define FPSCR_VXIDI 22 /* Floating-point invalid operation exception (inf) */ |
482 |
#define FPSCR_VXZDZ 21 /* Floating-point invalid operation exception (zero) */ |
483 |
#define FPSCR_VXIMZ 20 /* Floating-point invalid operation exception (inf) */ |
484 |
#define FPSCR_VXVC 19 /* Floating-point invalid operation exception (comp) */ |
485 |
#define FPSCR_FR 18 /* Floating-point fraction rounded */ |
486 |
#define FPSCR_FI 17 /* Floating-point fraction inexact */ |
487 |
#define FPSCR_C 16 /* Floating-point result class descriptor */ |
488 |
#define FPSCR_FL 15 /* Floating-point less than or negative */ |
489 |
#define FPSCR_FG 14 /* Floating-point greater than or negative */ |
490 |
#define FPSCR_FE 13 /* Floating-point equal or zero */ |
491 |
#define FPSCR_FU 12 /* Floating-point unordered or NaN */ |
492 |
#define FPSCR_FPCC 12 /* Floating-point condition code */ |
493 |
#define FPSCR_FPRF 12 /* Floating-point result flags */ |
494 |
#define FPSCR_VXSOFT 10 /* Floating-point invalid operation exception (soft) */ |
495 |
#define FPSCR_VXSQRT 9 /* Floating-point invalid operation exception (sqrt) */ |
496 |
#define FPSCR_VXCVI 8 /* Floating-point invalid operation exception (int) */ |
497 |
#define FPSCR_VE 7 /* Floating-point invalid operation exception enable */ |
498 |
#define FPSCR_OE 6 /* Floating-point overflow exception enable */ |
499 |
#define FPSCR_UE 5 /* Floating-point undeflow exception enable */ |
500 |
#define FPSCR_ZE 4 /* Floating-point zero divide exception enable */ |
501 |
#define FPSCR_XE 3 /* Floating-point inexact exception enable */ |
502 |
#define FPSCR_NI 2 /* Floating-point non-IEEE mode */ |
503 |
#define FPSCR_RN1 1 |
504 |
#define FPSCR_RN 0 /* Floating-point rounding control */ |
505 |
#define fpscr_fex (((env->fpscr) >> FPSCR_FEX) & 0x1) |
506 |
#define fpscr_vx (((env->fpscr) >> FPSCR_VX) & 0x1) |
507 |
#define fpscr_ox (((env->fpscr) >> FPSCR_OX) & 0x1) |
508 |
#define fpscr_ux (((env->fpscr) >> FPSCR_UX) & 0x1) |
509 |
#define fpscr_zx (((env->fpscr) >> FPSCR_ZX) & 0x1) |
510 |
#define fpscr_xx (((env->fpscr) >> FPSCR_XX) & 0x1) |
511 |
#define fpscr_vxsnan (((env->fpscr) >> FPSCR_VXSNAN) & 0x1) |
512 |
#define fpscr_vxisi (((env->fpscr) >> FPSCR_VXISI) & 0x1) |
513 |
#define fpscr_vxidi (((env->fpscr) >> FPSCR_VXIDI) & 0x1) |
514 |
#define fpscr_vxzdz (((env->fpscr) >> FPSCR_VXZDZ) & 0x1) |
515 |
#define fpscr_vximz (((env->fpscr) >> FPSCR_VXIMZ) & 0x1) |
516 |
#define fpscr_vxvc (((env->fpscr) >> FPSCR_VXVC) & 0x1) |
517 |
#define fpscr_fpcc (((env->fpscr) >> FPSCR_FPCC) & 0xF) |
518 |
#define fpscr_vxsoft (((env->fpscr) >> FPSCR_VXSOFT) & 0x1) |
519 |
#define fpscr_vxsqrt (((env->fpscr) >> FPSCR_VXSQRT) & 0x1) |
520 |
#define fpscr_vxcvi (((env->fpscr) >> FPSCR_VXCVI) & 0x1) |
521 |
#define fpscr_ve (((env->fpscr) >> FPSCR_VE) & 0x1) |
522 |
#define fpscr_oe (((env->fpscr) >> FPSCR_OE) & 0x1) |
523 |
#define fpscr_ue (((env->fpscr) >> FPSCR_UE) & 0x1) |
524 |
#define fpscr_ze (((env->fpscr) >> FPSCR_ZE) & 0x1) |
525 |
#define fpscr_xe (((env->fpscr) >> FPSCR_XE) & 0x1) |
526 |
#define fpscr_ni (((env->fpscr) >> FPSCR_NI) & 0x1) |
527 |
#define fpscr_rn (((env->fpscr) >> FPSCR_RN) & 0x3) |
528 |
/* Invalid operation exception summary */
|
529 |
#define fpscr_ix ((env->fpscr) & ((1 << FPSCR_VXSNAN) | (1 << FPSCR_VXISI) | \ |
530 |
(1 << FPSCR_VXIDI) | (1 << FPSCR_VXZDZ) | \ |
531 |
(1 << FPSCR_VXIMZ) | (1 << FPSCR_VXVC) | \ |
532 |
(1 << FPSCR_VXSOFT) | (1 << FPSCR_VXSQRT) | \ |
533 |
(1 << FPSCR_VXCVI)))
|
534 |
/* exception summary */
|
535 |
#define fpscr_ex (((env->fpscr) >> FPSCR_XX) & 0x1F) |
536 |
/* enabled exception summary */
|
537 |
#define fpscr_eex (((env->fpscr) >> FPSCR_XX) & ((env->fpscr) >> FPSCR_XE) & \
|
538 |
0x1F)
|
539 |
|
540 |
/*****************************************************************************/
|
541 |
/* The whole PowerPC CPU context */
|
542 |
#define NB_MMU_MODES 3 |
543 |
|
544 |
struct CPUPPCState {
|
545 |
/* First are the most commonly used resources
|
546 |
* during translated code execution
|
547 |
*/
|
548 |
#if (HOST_LONG_BITS == 32) |
549 |
/* temporary fixed-point registers
|
550 |
* used to emulate 64 bits registers on 32 bits hosts
|
551 |
*/
|
552 |
uint64_t t0, t1, t2; |
553 |
#endif
|
554 |
ppc_avr_t avr0, avr1, avr2; |
555 |
|
556 |
/* general purpose registers */
|
557 |
ppc_gpr_t gpr[32];
|
558 |
#if !defined(TARGET_PPC64)
|
559 |
/* Storage for GPR MSB, used by the SPE extension */
|
560 |
ppc_gpr_t gprh[32];
|
561 |
#endif
|
562 |
/* LR */
|
563 |
target_ulong lr; |
564 |
/* CTR */
|
565 |
target_ulong ctr; |
566 |
/* condition register */
|
567 |
uint8_t crf[8];
|
568 |
/* XER */
|
569 |
/* XXX: We use only 5 fields, but we want to keep the structure aligned */
|
570 |
uint8_t xer[8];
|
571 |
/* Reservation address */
|
572 |
target_ulong reserve; |
573 |
|
574 |
/* Those ones are used in supervisor mode only */
|
575 |
/* machine state register */
|
576 |
target_ulong msr; |
577 |
/* temporary general purpose registers */
|
578 |
ppc_gpr_t tgpr[4]; /* Used to speed-up TLB assist handlers */ |
579 |
|
580 |
/* Floating point execution context */
|
581 |
/* temporary float registers */
|
582 |
float64 ft0; |
583 |
float64 ft1; |
584 |
float64 ft2; |
585 |
float_status fp_status; |
586 |
/* floating point registers */
|
587 |
float64 fpr[32];
|
588 |
/* floating point status and control register */
|
589 |
uint32_t fpscr; |
590 |
|
591 |
CPU_COMMON |
592 |
|
593 |
int halted; /* TRUE if the CPU is in suspend state */ |
594 |
|
595 |
int access_type; /* when a memory exception occurs, the access |
596 |
type is stored here */
|
597 |
|
598 |
/* MMU context - only relevant for full system emulation */
|
599 |
#if !defined(CONFIG_USER_ONLY)
|
600 |
#if defined(TARGET_PPC64)
|
601 |
/* Address space register */
|
602 |
target_ulong asr; |
603 |
/* PowerPC 64 SLB area */
|
604 |
int slb_nr;
|
605 |
#endif
|
606 |
/* segment registers */
|
607 |
target_ulong sdr1; |
608 |
target_ulong sr[16];
|
609 |
/* BATs */
|
610 |
int nb_BATs;
|
611 |
target_ulong DBAT[2][8]; |
612 |
target_ulong IBAT[2][8]; |
613 |
/* PowerPC TLB registers (for 4xx and 60x software driven TLBs) */
|
614 |
int nb_tlb; /* Total number of TLB */ |
615 |
int tlb_per_way; /* Speed-up helper: used to avoid divisions at run time */ |
616 |
int nb_ways; /* Number of ways in the TLB set */ |
617 |
int last_way; /* Last used way used to allocate TLB in a LRU way */ |
618 |
int id_tlbs; /* If 1, MMU has separated TLBs for instructions & data */ |
619 |
int nb_pids; /* Number of available PID registers */ |
620 |
ppc_tlb_t *tlb; /* TLB is optional. Allocate them only if needed */
|
621 |
/* 403 dedicated access protection registers */
|
622 |
target_ulong pb[4];
|
623 |
#endif
|
624 |
|
625 |
/* Other registers */
|
626 |
/* Special purpose registers */
|
627 |
target_ulong spr[1024];
|
628 |
ppc_spr_t spr_cb[1024];
|
629 |
/* Altivec registers */
|
630 |
ppc_avr_t avr[32];
|
631 |
uint32_t vscr; |
632 |
/* SPE registers */
|
633 |
ppc_gpr_t spe_acc; |
634 |
float_status spe_status; |
635 |
uint32_t spe_fscr; |
636 |
|
637 |
/* Internal devices resources */
|
638 |
/* Time base and decrementer */
|
639 |
ppc_tb_t *tb_env; |
640 |
/* Device control registers */
|
641 |
ppc_dcr_t *dcr_env; |
642 |
|
643 |
int dcache_line_size;
|
644 |
int icache_line_size;
|
645 |
|
646 |
/* Those resources are used during exception processing */
|
647 |
/* CPU model definition */
|
648 |
target_ulong msr_mask; |
649 |
powerpc_mmu_t mmu_model; |
650 |
powerpc_excp_t excp_model; |
651 |
powerpc_input_t bus_model; |
652 |
int bfd_mach;
|
653 |
uint32_t flags; |
654 |
|
655 |
int exception_index;
|
656 |
int error_code;
|
657 |
int interrupt_request;
|
658 |
uint32_t pending_interrupts; |
659 |
#if !defined(CONFIG_USER_ONLY)
|
660 |
/* This is the IRQ controller, which is implementation dependant
|
661 |
* and only relevant when emulating a complete machine.
|
662 |
*/
|
663 |
uint32_t irq_input_state; |
664 |
void **irq_inputs;
|
665 |
/* Exception vectors */
|
666 |
target_ulong excp_vectors[POWERPC_EXCP_NB]; |
667 |
target_ulong excp_prefix; |
668 |
target_ulong ivor_mask; |
669 |
target_ulong ivpr_mask; |
670 |
target_ulong hreset_vector; |
671 |
#endif
|
672 |
|
673 |
/* Those resources are used only during code translation */
|
674 |
/* Next instruction pointer */
|
675 |
target_ulong nip; |
676 |
|
677 |
/* opcode handlers */
|
678 |
opc_handler_t *opcodes[0x40];
|
679 |
|
680 |
/* Those resources are used only in Qemu core */
|
681 |
jmp_buf jmp_env; |
682 |
int user_mode_only; /* user mode only simulation */ |
683 |
target_ulong hflags; /* hflags is a MSR & HFLAGS_MASK */
|
684 |
target_ulong hflags_nmsr; /* specific hflags, not comming from MSR */
|
685 |
int mmu_idx; /* precomputed MMU index to speed up mem accesses */ |
686 |
|
687 |
/* Power management */
|
688 |
int power_mode;
|
689 |
int (*check_pow)(CPUPPCState *env);
|
690 |
|
691 |
/* temporary hack to handle OSI calls (only used if non NULL) */
|
692 |
int (*osi_call)(struct CPUPPCState *env); |
693 |
}; |
694 |
|
695 |
/* Context used internally during MMU translations */
|
696 |
typedef struct mmu_ctx_t mmu_ctx_t; |
697 |
struct mmu_ctx_t {
|
698 |
target_phys_addr_t raddr; /* Real address */
|
699 |
int prot; /* Protection bits */ |
700 |
target_phys_addr_t pg_addr[2]; /* PTE tables base addresses */ |
701 |
target_ulong ptem; /* Virtual segment ID | API */
|
702 |
int key; /* Access key */ |
703 |
int nx; /* Non-execute area */ |
704 |
}; |
705 |
|
706 |
/*****************************************************************************/
|
707 |
CPUPPCState *cpu_ppc_init (const char *cpu_model); |
708 |
int cpu_ppc_exec (CPUPPCState *s);
|
709 |
void cpu_ppc_close (CPUPPCState *s);
|
710 |
/* you can call this signal handler from your SIGBUS and SIGSEGV
|
711 |
signal handlers to inform the virtual CPU of exceptions. non zero
|
712 |
is returned if the signal was handled by the virtual CPU. */
|
713 |
int cpu_ppc_signal_handler (int host_signum, void *pinfo, |
714 |
void *puc);
|
715 |
|
716 |
void do_interrupt (CPUPPCState *env);
|
717 |
void ppc_hw_interrupt (CPUPPCState *env);
|
718 |
void cpu_loop_exit (void); |
719 |
|
720 |
void dump_stack (CPUPPCState *env);
|
721 |
|
722 |
#if !defined(CONFIG_USER_ONLY)
|
723 |
target_ulong do_load_ibatu (CPUPPCState *env, int nr);
|
724 |
target_ulong do_load_ibatl (CPUPPCState *env, int nr);
|
725 |
void do_store_ibatu (CPUPPCState *env, int nr, target_ulong value); |
726 |
void do_store_ibatl (CPUPPCState *env, int nr, target_ulong value); |
727 |
target_ulong do_load_dbatu (CPUPPCState *env, int nr);
|
728 |
target_ulong do_load_dbatl (CPUPPCState *env, int nr);
|
729 |
void do_store_dbatu (CPUPPCState *env, int nr, target_ulong value); |
730 |
void do_store_dbatl (CPUPPCState *env, int nr, target_ulong value); |
731 |
void do_store_ibatu_601 (CPUPPCState *env, int nr, target_ulong value); |
732 |
void do_store_ibatl_601 (CPUPPCState *env, int nr, target_ulong value); |
733 |
target_ulong do_load_sdr1 (CPUPPCState *env); |
734 |
void do_store_sdr1 (CPUPPCState *env, target_ulong value);
|
735 |
#if defined(TARGET_PPC64)
|
736 |
target_ulong ppc_load_asr (CPUPPCState *env); |
737 |
void ppc_store_asr (CPUPPCState *env, target_ulong value);
|
738 |
target_ulong ppc_load_slb (CPUPPCState *env, int slb_nr);
|
739 |
void ppc_store_slb (CPUPPCState *env, int slb_nr, target_ulong rs); |
740 |
#endif /* defined(TARGET_PPC64) */ |
741 |
#if 0 // Unused
|
742 |
target_ulong do_load_sr (CPUPPCState *env, int srnum);
|
743 |
#endif
|
744 |
void do_store_sr (CPUPPCState *env, int srnum, target_ulong value); |
745 |
#endif /* !defined(CONFIG_USER_ONLY) */ |
746 |
target_ulong ppc_load_xer (CPUPPCState *env); |
747 |
void ppc_store_xer (CPUPPCState *env, target_ulong value);
|
748 |
void ppc_store_msr (CPUPPCState *env, target_ulong value);
|
749 |
|
750 |
void cpu_ppc_reset (void *opaque); |
751 |
|
752 |
void ppc_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, ...)); |
753 |
|
754 |
const ppc_def_t *cpu_ppc_find_by_name (const unsigned char *name); |
755 |
int cpu_ppc_register_internal (CPUPPCState *env, const ppc_def_t *def); |
756 |
|
757 |
/* Time-base and decrementer management */
|
758 |
#ifndef NO_CPU_IO_DEFS
|
759 |
uint32_t cpu_ppc_load_tbl (CPUPPCState *env); |
760 |
uint32_t cpu_ppc_load_tbu (CPUPPCState *env); |
761 |
void cpu_ppc_store_tbu (CPUPPCState *env, uint32_t value);
|
762 |
void cpu_ppc_store_tbl (CPUPPCState *env, uint32_t value);
|
763 |
uint32_t cpu_ppc_load_atbl (CPUPPCState *env); |
764 |
uint32_t cpu_ppc_load_atbu (CPUPPCState *env); |
765 |
void cpu_ppc_store_atbl (CPUPPCState *env, uint32_t value);
|
766 |
void cpu_ppc_store_atbu (CPUPPCState *env, uint32_t value);
|
767 |
uint32_t cpu_ppc_load_decr (CPUPPCState *env); |
768 |
void cpu_ppc_store_decr (CPUPPCState *env, uint32_t value);
|
769 |
uint32_t cpu_ppc_load_hdecr (CPUPPCState *env); |
770 |
void cpu_ppc_store_hdecr (CPUPPCState *env, uint32_t value);
|
771 |
uint64_t cpu_ppc_load_purr (CPUPPCState *env); |
772 |
void cpu_ppc_store_purr (CPUPPCState *env, uint64_t value);
|
773 |
uint32_t cpu_ppc601_load_rtcl (CPUPPCState *env); |
774 |
uint32_t cpu_ppc601_load_rtcu (CPUPPCState *env); |
775 |
#if !defined(CONFIG_USER_ONLY)
|
776 |
void cpu_ppc601_store_rtcl (CPUPPCState *env, uint32_t value);
|
777 |
void cpu_ppc601_store_rtcu (CPUPPCState *env, uint32_t value);
|
778 |
target_ulong load_40x_pit (CPUPPCState *env); |
779 |
void store_40x_pit (CPUPPCState *env, target_ulong val);
|
780 |
void store_40x_dbcr0 (CPUPPCState *env, uint32_t val);
|
781 |
void store_40x_sler (CPUPPCState *env, uint32_t val);
|
782 |
void store_booke_tcr (CPUPPCState *env, target_ulong val);
|
783 |
void store_booke_tsr (CPUPPCState *env, target_ulong val);
|
784 |
void ppc_tlb_invalidate_all (CPUPPCState *env);
|
785 |
void ppc_tlb_invalidate_one (CPUPPCState *env, target_ulong addr);
|
786 |
#if defined(TARGET_PPC64)
|
787 |
void ppc_slb_invalidate_all (CPUPPCState *env);
|
788 |
void ppc_slb_invalidate_one (CPUPPCState *env, uint64_t T0);
|
789 |
#endif
|
790 |
int ppcemb_tlb_search (CPUPPCState *env, target_ulong address, uint32_t pid);
|
791 |
#endif
|
792 |
#endif
|
793 |
|
794 |
/* Device control registers */
|
795 |
int ppc_dcr_read (ppc_dcr_t *dcr_env, int dcrn, target_ulong *valp); |
796 |
int ppc_dcr_write (ppc_dcr_t *dcr_env, int dcrn, target_ulong val); |
797 |
|
798 |
#define CPUState CPUPPCState
|
799 |
#define cpu_init cpu_ppc_init
|
800 |
#define cpu_exec cpu_ppc_exec
|
801 |
#define cpu_gen_code cpu_ppc_gen_code
|
802 |
#define cpu_signal_handler cpu_ppc_signal_handler
|
803 |
#define cpu_list ppc_cpu_list
|
804 |
|
805 |
/* MMU modes definitions */
|
806 |
#define MMU_MODE0_SUFFIX _user
|
807 |
#define MMU_MODE1_SUFFIX _kernel
|
808 |
#define MMU_MODE2_SUFFIX _hypv
|
809 |
#define MMU_USER_IDX 0 |
810 |
static inline int cpu_mmu_index (CPUState *env) |
811 |
{ |
812 |
return env->mmu_idx;
|
813 |
} |
814 |
|
815 |
#include "cpu-all.h" |
816 |
|
817 |
/*****************************************************************************/
|
818 |
/* Registers definitions */
|
819 |
#define XER_SO 31 |
820 |
#define XER_OV 30 |
821 |
#define XER_CA 29 |
822 |
#define XER_CMP 8 |
823 |
#define XER_BC 0 |
824 |
#define xer_so env->xer[4] |
825 |
#define xer_ov env->xer[6] |
826 |
#define xer_ca env->xer[2] |
827 |
#define xer_cmp env->xer[1] |
828 |
#define xer_bc env->xer[0] |
829 |
|
830 |
/* SPR definitions */
|
831 |
#define SPR_MQ (0x000) |
832 |
#define SPR_XER (0x001) |
833 |
#define SPR_601_VRTCU (0x004) |
834 |
#define SPR_601_VRTCL (0x005) |
835 |
#define SPR_601_UDECR (0x006) |
836 |
#define SPR_LR (0x008) |
837 |
#define SPR_CTR (0x009) |
838 |
#define SPR_DSISR (0x012) |
839 |
#define SPR_DAR (0x013) /* DAE for PowerPC 601 */ |
840 |
#define SPR_601_RTCU (0x014) |
841 |
#define SPR_601_RTCL (0x015) |
842 |
#define SPR_DECR (0x016) |
843 |
#define SPR_SDR1 (0x019) |
844 |
#define SPR_SRR0 (0x01A) |
845 |
#define SPR_SRR1 (0x01B) |
846 |
#define SPR_AMR (0x01D) |
847 |
#define SPR_BOOKE_PID (0x030) |
848 |
#define SPR_BOOKE_DECAR (0x036) |
849 |
#define SPR_BOOKE_CSRR0 (0x03A) |
850 |
#define SPR_BOOKE_CSRR1 (0x03B) |
851 |
#define SPR_BOOKE_DEAR (0x03D) |
852 |
#define SPR_BOOKE_ESR (0x03E) |
853 |
#define SPR_BOOKE_IVPR (0x03F) |
854 |
#define SPR_MPC_EIE (0x050) |
855 |
#define SPR_MPC_EID (0x051) |
856 |
#define SPR_MPC_NRI (0x052) |
857 |
#define SPR_CTRL (0x088) |
858 |
#define SPR_MPC_CMPA (0x090) |
859 |
#define SPR_MPC_CMPB (0x091) |
860 |
#define SPR_MPC_CMPC (0x092) |
861 |
#define SPR_MPC_CMPD (0x093) |
862 |
#define SPR_MPC_ECR (0x094) |
863 |
#define SPR_MPC_DER (0x095) |
864 |
#define SPR_MPC_COUNTA (0x096) |
865 |
#define SPR_MPC_COUNTB (0x097) |
866 |
#define SPR_UCTRL (0x098) |
867 |
#define SPR_MPC_CMPE (0x098) |
868 |
#define SPR_MPC_CMPF (0x099) |
869 |
#define SPR_MPC_CMPG (0x09A) |
870 |
#define SPR_MPC_CMPH (0x09B) |
871 |
#define SPR_MPC_LCTRL1 (0x09C) |
872 |
#define SPR_MPC_LCTRL2 (0x09D) |
873 |
#define SPR_MPC_ICTRL (0x09E) |
874 |
#define SPR_MPC_BAR (0x09F) |
875 |
#define SPR_VRSAVE (0x100) |
876 |
#define SPR_USPRG0 (0x100) |
877 |
#define SPR_USPRG1 (0x101) |
878 |
#define SPR_USPRG2 (0x102) |
879 |
#define SPR_USPRG3 (0x103) |
880 |
#define SPR_USPRG4 (0x104) |
881 |
#define SPR_USPRG5 (0x105) |
882 |
#define SPR_USPRG6 (0x106) |
883 |
#define SPR_USPRG7 (0x107) |
884 |
#define SPR_VTBL (0x10C) |
885 |
#define SPR_VTBU (0x10D) |
886 |
#define SPR_SPRG0 (0x110) |
887 |
#define SPR_SPRG1 (0x111) |
888 |
#define SPR_SPRG2 (0x112) |
889 |
#define SPR_SPRG3 (0x113) |
890 |
#define SPR_SPRG4 (0x114) |
891 |
#define SPR_SCOMC (0x114) |
892 |
#define SPR_SPRG5 (0x115) |
893 |
#define SPR_SCOMD (0x115) |
894 |
#define SPR_SPRG6 (0x116) |
895 |
#define SPR_SPRG7 (0x117) |
896 |
#define SPR_ASR (0x118) |
897 |
#define SPR_EAR (0x11A) |
898 |
#define SPR_TBL (0x11C) |
899 |
#define SPR_TBU (0x11D) |
900 |
#define SPR_TBU40 (0x11E) |
901 |
#define SPR_SVR (0x11E) |
902 |
#define SPR_BOOKE_PIR (0x11E) |
903 |
#define SPR_PVR (0x11F) |
904 |
#define SPR_HSPRG0 (0x130) |
905 |
#define SPR_BOOKE_DBSR (0x130) |
906 |
#define SPR_HSPRG1 (0x131) |
907 |
#define SPR_HDSISR (0x132) |
908 |
#define SPR_HDAR (0x133) |
909 |
#define SPR_BOOKE_DBCR0 (0x134) |
910 |
#define SPR_IBCR (0x135) |
911 |
#define SPR_PURR (0x135) |
912 |
#define SPR_BOOKE_DBCR1 (0x135) |
913 |
#define SPR_DBCR (0x136) |
914 |
#define SPR_HDEC (0x136) |
915 |
#define SPR_BOOKE_DBCR2 (0x136) |
916 |
#define SPR_HIOR (0x137) |
917 |
#define SPR_MBAR (0x137) |
918 |
#define SPR_RMOR (0x138) |
919 |
#define SPR_BOOKE_IAC1 (0x138) |
920 |
#define SPR_HRMOR (0x139) |
921 |
#define SPR_BOOKE_IAC2 (0x139) |
922 |
#define SPR_HSRR0 (0x13A) |
923 |
#define SPR_BOOKE_IAC3 (0x13A) |
924 |
#define SPR_HSRR1 (0x13B) |
925 |
#define SPR_BOOKE_IAC4 (0x13B) |
926 |
#define SPR_LPCR (0x13C) |
927 |
#define SPR_BOOKE_DAC1 (0x13C) |
928 |
#define SPR_LPIDR (0x13D) |
929 |
#define SPR_DABR2 (0x13D) |
930 |
#define SPR_BOOKE_DAC2 (0x13D) |
931 |
#define SPR_BOOKE_DVC1 (0x13E) |
932 |
#define SPR_BOOKE_DVC2 (0x13F) |
933 |
#define SPR_BOOKE_TSR (0x150) |
934 |
#define SPR_BOOKE_TCR (0x154) |
935 |
#define SPR_BOOKE_IVOR0 (0x190) |
936 |
#define SPR_BOOKE_IVOR1 (0x191) |
937 |
#define SPR_BOOKE_IVOR2 (0x192) |
938 |
#define SPR_BOOKE_IVOR3 (0x193) |
939 |
#define SPR_BOOKE_IVOR4 (0x194) |
940 |
#define SPR_BOOKE_IVOR5 (0x195) |
941 |
#define SPR_BOOKE_IVOR6 (0x196) |
942 |
#define SPR_BOOKE_IVOR7 (0x197) |
943 |
#define SPR_BOOKE_IVOR8 (0x198) |
944 |
#define SPR_BOOKE_IVOR9 (0x199) |
945 |
#define SPR_BOOKE_IVOR10 (0x19A) |
946 |
#define SPR_BOOKE_IVOR11 (0x19B) |
947 |
#define SPR_BOOKE_IVOR12 (0x19C) |
948 |
#define SPR_BOOKE_IVOR13 (0x19D) |
949 |
#define SPR_BOOKE_IVOR14 (0x19E) |
950 |
#define SPR_BOOKE_IVOR15 (0x19F) |
951 |
#define SPR_BOOKE_SPEFSCR (0x200) |
952 |
#define SPR_Exxx_BBEAR (0x201) |
953 |
#define SPR_Exxx_BBTAR (0x202) |
954 |
#define SPR_Exxx_L1CFG0 (0x203) |
955 |
#define SPR_Exxx_NPIDR (0x205) |
956 |
#define SPR_ATBL (0x20E) |
957 |
#define SPR_ATBU (0x20F) |
958 |
#define SPR_IBAT0U (0x210) |
959 |
#define SPR_BOOKE_IVOR32 (0x210) |
960 |
#define SPR_RCPU_MI_GRA (0x210) |
961 |
#define SPR_IBAT0L (0x211) |
962 |
#define SPR_BOOKE_IVOR33 (0x211) |
963 |
#define SPR_IBAT1U (0x212) |
964 |
#define SPR_BOOKE_IVOR34 (0x212) |
965 |
#define SPR_IBAT1L (0x213) |
966 |
#define SPR_BOOKE_IVOR35 (0x213) |
967 |
#define SPR_IBAT2U (0x214) |
968 |
#define SPR_BOOKE_IVOR36 (0x214) |
969 |
#define SPR_IBAT2L (0x215) |
970 |
#define SPR_BOOKE_IVOR37 (0x215) |
971 |
#define SPR_IBAT3U (0x216) |
972 |
#define SPR_IBAT3L (0x217) |
973 |
#define SPR_DBAT0U (0x218) |
974 |
#define SPR_RCPU_L2U_GRA (0x218) |
975 |
#define SPR_DBAT0L (0x219) |
976 |
#define SPR_DBAT1U (0x21A) |
977 |
#define SPR_DBAT1L (0x21B) |
978 |
#define SPR_DBAT2U (0x21C) |
979 |
#define SPR_DBAT2L (0x21D) |
980 |
#define SPR_DBAT3U (0x21E) |
981 |
#define SPR_DBAT3L (0x21F) |
982 |
#define SPR_IBAT4U (0x230) |
983 |
#define SPR_RPCU_BBCMCR (0x230) |
984 |
#define SPR_MPC_IC_CST (0x230) |
985 |
#define SPR_Exxx_CTXCR (0x230) |
986 |
#define SPR_IBAT4L (0x231) |
987 |
#define SPR_MPC_IC_ADR (0x231) |
988 |
#define SPR_Exxx_DBCR3 (0x231) |
989 |
#define SPR_IBAT5U (0x232) |
990 |
#define SPR_MPC_IC_DAT (0x232) |
991 |
#define SPR_Exxx_DBCNT (0x232) |
992 |
#define SPR_IBAT5L (0x233) |
993 |
#define SPR_IBAT6U (0x234) |
994 |
#define SPR_IBAT6L (0x235) |
995 |
#define SPR_IBAT7U (0x236) |
996 |
#define SPR_IBAT7L (0x237) |
997 |
#define SPR_DBAT4U (0x238) |
998 |
#define SPR_RCPU_L2U_MCR (0x238) |
999 |
#define SPR_MPC_DC_CST (0x238) |
1000 |
#define SPR_Exxx_ALTCTXCR (0x238) |
1001 |
#define SPR_DBAT4L (0x239) |
1002 |
#define SPR_MPC_DC_ADR (0x239) |
1003 |
#define SPR_DBAT5U (0x23A) |
1004 |
#define SPR_BOOKE_MCSRR0 (0x23A) |
1005 |
#define SPR_MPC_DC_DAT (0x23A) |
1006 |
#define SPR_DBAT5L (0x23B) |
1007 |
#define SPR_BOOKE_MCSRR1 (0x23B) |
1008 |
#define SPR_DBAT6U (0x23C) |
1009 |
#define SPR_BOOKE_MCSR (0x23C) |
1010 |
#define SPR_DBAT6L (0x23D) |
1011 |
#define SPR_Exxx_MCAR (0x23D) |
1012 |
#define SPR_DBAT7U (0x23E) |
1013 |
#define SPR_BOOKE_DSRR0 (0x23E) |
1014 |
#define SPR_DBAT7L (0x23F) |
1015 |
#define SPR_BOOKE_DSRR1 (0x23F) |
1016 |
#define SPR_BOOKE_SPRG8 (0x25C) |
1017 |
#define SPR_BOOKE_SPRG9 (0x25D) |
1018 |
#define SPR_BOOKE_MAS0 (0x270) |
1019 |
#define SPR_BOOKE_MAS1 (0x271) |
1020 |
#define SPR_BOOKE_MAS2 (0x272) |
1021 |
#define SPR_BOOKE_MAS3 (0x273) |
1022 |
#define SPR_BOOKE_MAS4 (0x274) |
1023 |
#define SPR_BOOKE_MAS5 (0x275) |
1024 |
#define SPR_BOOKE_MAS6 (0x276) |
1025 |
#define SPR_BOOKE_PID1 (0x279) |
1026 |
#define SPR_BOOKE_PID2 (0x27A) |
1027 |
#define SPR_MPC_DPDR (0x280) |
1028 |
#define SPR_MPC_IMMR (0x288) |
1029 |
#define SPR_BOOKE_TLB0CFG (0x2B0) |
1030 |
#define SPR_BOOKE_TLB1CFG (0x2B1) |
1031 |
#define SPR_BOOKE_TLB2CFG (0x2B2) |
1032 |
#define SPR_BOOKE_TLB3CFG (0x2B3) |
1033 |
#define SPR_BOOKE_EPR (0x2BE) |
1034 |
#define SPR_PERF0 (0x300) |
1035 |
#define SPR_RCPU_MI_RBA0 (0x300) |
1036 |
#define SPR_MPC_MI_CTR (0x300) |
1037 |
#define SPR_PERF1 (0x301) |
1038 |
#define SPR_RCPU_MI_RBA1 (0x301) |
1039 |
#define SPR_PERF2 (0x302) |
1040 |
#define SPR_RCPU_MI_RBA2 (0x302) |
1041 |
#define SPR_MPC_MI_AP (0x302) |
1042 |
#define SPR_PERF3 (0x303) |
1043 |
#define SPR_620_PMC1R (0x303) |
1044 |
#define SPR_RCPU_MI_RBA3 (0x303) |
1045 |
#define SPR_MPC_MI_EPN (0x303) |
1046 |
#define SPR_PERF4 (0x304) |
1047 |
#define SPR_620_PMC2R (0x304) |
1048 |
#define SPR_PERF5 (0x305) |
1049 |
#define SPR_MPC_MI_TWC (0x305) |
1050 |
#define SPR_PERF6 (0x306) |
1051 |
#define SPR_MPC_MI_RPN (0x306) |
1052 |
#define SPR_PERF7 (0x307) |
1053 |
#define SPR_PERF8 (0x308) |
1054 |
#define SPR_RCPU_L2U_RBA0 (0x308) |
1055 |
#define SPR_MPC_MD_CTR (0x308) |
1056 |
#define SPR_PERF9 (0x309) |
1057 |
#define SPR_RCPU_L2U_RBA1 (0x309) |
1058 |
#define SPR_MPC_MD_CASID (0x309) |
1059 |
#define SPR_PERFA (0x30A) |
1060 |
#define SPR_RCPU_L2U_RBA2 (0x30A) |
1061 |
#define SPR_MPC_MD_AP (0x30A) |
1062 |
#define SPR_PERFB (0x30B) |
1063 |
#define SPR_620_MMCR0R (0x30B) |
1064 |
#define SPR_RCPU_L2U_RBA3 (0x30B) |
1065 |
#define SPR_MPC_MD_EPN (0x30B) |
1066 |
#define SPR_PERFC (0x30C) |
1067 |
#define SPR_MPC_MD_TWB (0x30C) |
1068 |
#define SPR_PERFD (0x30D) |
1069 |
#define SPR_MPC_MD_TWC (0x30D) |
1070 |
#define SPR_PERFE (0x30E) |
1071 |
#define SPR_MPC_MD_RPN (0x30E) |
1072 |
#define SPR_PERFF (0x30F) |
1073 |
#define SPR_MPC_MD_TW (0x30F) |
1074 |
#define SPR_UPERF0 (0x310) |
1075 |
#define SPR_UPERF1 (0x311) |
1076 |
#define SPR_UPERF2 (0x312) |
1077 |
#define SPR_UPERF3 (0x313) |
1078 |
#define SPR_620_PMC1W (0x313) |
1079 |
#define SPR_UPERF4 (0x314) |
1080 |
#define SPR_620_PMC2W (0x314) |
1081 |
#define SPR_UPERF5 (0x315) |
1082 |
#define SPR_UPERF6 (0x316) |
1083 |
#define SPR_UPERF7 (0x317) |
1084 |
#define SPR_UPERF8 (0x318) |
1085 |
#define SPR_UPERF9 (0x319) |
1086 |
#define SPR_UPERFA (0x31A) |
1087 |
#define SPR_UPERFB (0x31B) |
1088 |
#define SPR_620_MMCR0W (0x31B) |
1089 |
#define SPR_UPERFC (0x31C) |
1090 |
#define SPR_UPERFD (0x31D) |
1091 |
#define SPR_UPERFE (0x31E) |
1092 |
#define SPR_UPERFF (0x31F) |
1093 |
#define SPR_RCPU_MI_RA0 (0x320) |
1094 |
#define SPR_MPC_MI_DBCAM (0x320) |
1095 |
#define SPR_RCPU_MI_RA1 (0x321) |
1096 |
#define SPR_MPC_MI_DBRAM0 (0x321) |
1097 |
#define SPR_RCPU_MI_RA2 (0x322) |
1098 |
#define SPR_MPC_MI_DBRAM1 (0x322) |
1099 |
#define SPR_RCPU_MI_RA3 (0x323) |
1100 |
#define SPR_RCPU_L2U_RA0 (0x328) |
1101 |
#define SPR_MPC_MD_DBCAM (0x328) |
1102 |
#define SPR_RCPU_L2U_RA1 (0x329) |
1103 |
#define SPR_MPC_MD_DBRAM0 (0x329) |
1104 |
#define SPR_RCPU_L2U_RA2 (0x32A) |
1105 |
#define SPR_MPC_MD_DBRAM1 (0x32A) |
1106 |
#define SPR_RCPU_L2U_RA3 (0x32B) |
1107 |
#define SPR_440_INV0 (0x370) |
1108 |
#define SPR_440_INV1 (0x371) |
1109 |
#define SPR_440_INV2 (0x372) |
1110 |
#define SPR_440_INV3 (0x373) |
1111 |
#define SPR_440_ITV0 (0x374) |
1112 |
#define SPR_440_ITV1 (0x375) |
1113 |
#define SPR_440_ITV2 (0x376) |
1114 |
#define SPR_440_ITV3 (0x377) |
1115 |
#define SPR_440_CCR1 (0x378) |
1116 |
#define SPR_DCRIPR (0x37B) |
1117 |
#define SPR_PPR (0x380) |
1118 |
#define SPR_440_DNV0 (0x390) |
1119 |
#define SPR_440_DNV1 (0x391) |
1120 |
#define SPR_440_DNV2 (0x392) |
1121 |
#define SPR_440_DNV3 (0x393) |
1122 |
#define SPR_440_DTV0 (0x394) |
1123 |
#define SPR_440_DTV1 (0x395) |
1124 |
#define SPR_440_DTV2 (0x396) |
1125 |
#define SPR_440_DTV3 (0x397) |
1126 |
#define SPR_440_DVLIM (0x398) |
1127 |
#define SPR_440_IVLIM (0x399) |
1128 |
#define SPR_440_RSTCFG (0x39B) |
1129 |
#define SPR_BOOKE_DCDBTRL (0x39C) |
1130 |
#define SPR_BOOKE_DCDBTRH (0x39D) |
1131 |
#define SPR_BOOKE_ICDBTRL (0x39E) |
1132 |
#define SPR_BOOKE_ICDBTRH (0x39F) |
1133 |
#define SPR_UMMCR2 (0x3A0) |
1134 |
#define SPR_UPMC5 (0x3A1) |
1135 |
#define SPR_UPMC6 (0x3A2) |
1136 |
#define SPR_UBAMR (0x3A7) |
1137 |
#define SPR_UMMCR0 (0x3A8) |
1138 |
#define SPR_UPMC1 (0x3A9) |
1139 |
#define SPR_UPMC2 (0x3AA) |
1140 |
#define SPR_USIAR (0x3AB) |
1141 |
#define SPR_UMMCR1 (0x3AC) |
1142 |
#define SPR_UPMC3 (0x3AD) |
1143 |
#define SPR_UPMC4 (0x3AE) |
1144 |
#define SPR_USDA (0x3AF) |
1145 |
#define SPR_40x_ZPR (0x3B0) |
1146 |
#define SPR_BOOKE_MAS7 (0x3B0) |
1147 |
#define SPR_620_PMR0 (0x3B0) |
1148 |
#define SPR_MMCR2 (0x3B0) |
1149 |
#define SPR_PMC5 (0x3B1) |
1150 |
#define SPR_40x_PID (0x3B1) |
1151 |
#define SPR_620_PMR1 (0x3B1) |
1152 |
#define SPR_PMC6 (0x3B2) |
1153 |
#define SPR_440_MMUCR (0x3B2) |
1154 |
#define SPR_620_PMR2 (0x3B2) |
1155 |
#define SPR_4xx_CCR0 (0x3B3) |
1156 |
#define SPR_BOOKE_EPLC (0x3B3) |
1157 |
#define SPR_620_PMR3 (0x3B3) |
1158 |
#define SPR_405_IAC3 (0x3B4) |
1159 |
#define SPR_BOOKE_EPSC (0x3B4) |
1160 |
#define SPR_620_PMR4 (0x3B4) |
1161 |
#define SPR_405_IAC4 (0x3B5) |
1162 |
#define SPR_620_PMR5 (0x3B5) |
1163 |
#define SPR_405_DVC1 (0x3B6) |
1164 |
#define SPR_620_PMR6 (0x3B6) |
1165 |
#define SPR_405_DVC2 (0x3B7) |
1166 |
#define SPR_620_PMR7 (0x3B7) |
1167 |
#define SPR_BAMR (0x3B7) |
1168 |
#define SPR_MMCR0 (0x3B8) |
1169 |
#define SPR_620_PMR8 (0x3B8) |
1170 |
#define SPR_PMC1 (0x3B9) |
1171 |
#define SPR_40x_SGR (0x3B9) |
1172 |
#define SPR_620_PMR9 (0x3B9) |
1173 |
#define SPR_PMC2 (0x3BA) |
1174 |
#define SPR_40x_DCWR (0x3BA) |
1175 |
#define SPR_620_PMRA (0x3BA) |
1176 |
#define SPR_SIAR (0x3BB) |
1177 |
#define SPR_405_SLER (0x3BB) |
1178 |
#define SPR_620_PMRB (0x3BB) |
1179 |
#define SPR_MMCR1 (0x3BC) |
1180 |
#define SPR_405_SU0R (0x3BC) |
1181 |
#define SPR_620_PMRC (0x3BC) |
1182 |
#define SPR_401_SKR (0x3BC) |
1183 |
#define SPR_PMC3 (0x3BD) |
1184 |
#define SPR_405_DBCR1 (0x3BD) |
1185 |
#define SPR_620_PMRD (0x3BD) |
1186 |
#define SPR_PMC4 (0x3BE) |
1187 |
#define SPR_620_PMRE (0x3BE) |
1188 |
#define SPR_SDA (0x3BF) |
1189 |
#define SPR_620_PMRF (0x3BF) |
1190 |
#define SPR_403_VTBL (0x3CC) |
1191 |
#define SPR_403_VTBU (0x3CD) |
1192 |
#define SPR_DMISS (0x3D0) |
1193 |
#define SPR_DCMP (0x3D1) |
1194 |
#define SPR_HASH1 (0x3D2) |
1195 |
#define SPR_HASH2 (0x3D3) |
1196 |
#define SPR_BOOKE_ICDBDR (0x3D3) |
1197 |
#define SPR_TLBMISS (0x3D4) |
1198 |
#define SPR_IMISS (0x3D4) |
1199 |
#define SPR_40x_ESR (0x3D4) |
1200 |
#define SPR_PTEHI (0x3D5) |
1201 |
#define SPR_ICMP (0x3D5) |
1202 |
#define SPR_40x_DEAR (0x3D5) |
1203 |
#define SPR_PTELO (0x3D6) |
1204 |
#define SPR_RPA (0x3D6) |
1205 |
#define SPR_40x_EVPR (0x3D6) |
1206 |
#define SPR_L3PM (0x3D7) |
1207 |
#define SPR_403_CDBCR (0x3D7) |
1208 |
#define SPR_L3OHCR (0x3D8) |
1209 |
#define SPR_TCR (0x3D8) |
1210 |
#define SPR_40x_TSR (0x3D8) |
1211 |
#define SPR_IBR (0x3DA) |
1212 |
#define SPR_40x_TCR (0x3DA) |
1213 |
#define SPR_ESASRR (0x3DB) |
1214 |
#define SPR_40x_PIT (0x3DB) |
1215 |
#define SPR_403_TBL (0x3DC) |
1216 |
#define SPR_403_TBU (0x3DD) |
1217 |
#define SPR_SEBR (0x3DE) |
1218 |
#define SPR_40x_SRR2 (0x3DE) |
1219 |
#define SPR_SER (0x3DF) |
1220 |
#define SPR_40x_SRR3 (0x3DF) |
1221 |
#define SPR_L3ITCR0 (0x3E8) |
1222 |
#define SPR_L3ITCR1 (0x3E9) |
1223 |
#define SPR_L3ITCR2 (0x3EA) |
1224 |
#define SPR_L3ITCR3 (0x3EB) |
1225 |
#define SPR_HID0 (0x3F0) |
1226 |
#define SPR_40x_DBSR (0x3F0) |
1227 |
#define SPR_HID1 (0x3F1) |
1228 |
#define SPR_IABR (0x3F2) |
1229 |
#define SPR_40x_DBCR0 (0x3F2) |
1230 |
#define SPR_601_HID2 (0x3F2) |
1231 |
#define SPR_Exxx_L1CSR0 (0x3F2) |
1232 |
#define SPR_ICTRL (0x3F3) |
1233 |
#define SPR_HID2 (0x3F3) |
1234 |
#define SPR_Exxx_L1CSR1 (0x3F3) |
1235 |
#define SPR_440_DBDR (0x3F3) |
1236 |
#define SPR_LDSTDB (0x3F4) |
1237 |
#define SPR_40x_IAC1 (0x3F4) |
1238 |
#define SPR_MMUCSR0 (0x3F4) |
1239 |
#define SPR_DABR (0x3F5) |
1240 |
#define DABR_MASK (~(target_ulong)0x7) |
1241 |
#define SPR_Exxx_BUCSR (0x3F5) |
1242 |
#define SPR_40x_IAC2 (0x3F5) |
1243 |
#define SPR_601_HID5 (0x3F5) |
1244 |
#define SPR_40x_DAC1 (0x3F6) |
1245 |
#define SPR_MSSCR0 (0x3F6) |
1246 |
#define SPR_970_HID5 (0x3F6) |
1247 |
#define SPR_MSSSR0 (0x3F7) |
1248 |
#define SPR_DABRX (0x3F7) |
1249 |
#define SPR_40x_DAC2 (0x3F7) |
1250 |
#define SPR_MMUCFG (0x3F7) |
1251 |
#define SPR_LDSTCR (0x3F8) |
1252 |
#define SPR_L2PMCR (0x3F8) |
1253 |
#define SPR_750_HID2 (0x3F8) |
1254 |
#define SPR_620_BUSCSR (0x3F8) |
1255 |
#define SPR_Exxx_L1FINV0 (0x3F8) |
1256 |
#define SPR_L2CR (0x3F9) |
1257 |
#define SPR_620_L2CR (0x3F9) |
1258 |
#define SPR_L3CR (0x3FA) |
1259 |
#define SPR_IABR2 (0x3FA) |
1260 |
#define SPR_40x_DCCR (0x3FA) |
1261 |
#define SPR_620_L2SR (0x3FA) |
1262 |
#define SPR_ICTC (0x3FB) |
1263 |
#define SPR_40x_ICCR (0x3FB) |
1264 |
#define SPR_THRM1 (0x3FC) |
1265 |
#define SPR_403_PBL1 (0x3FC) |
1266 |
#define SPR_SP (0x3FD) |
1267 |
#define SPR_THRM2 (0x3FD) |
1268 |
#define SPR_403_PBU1 (0x3FD) |
1269 |
#define SPR_604_HID13 (0x3FD) |
1270 |
#define SPR_LT (0x3FE) |
1271 |
#define SPR_THRM3 (0x3FE) |
1272 |
#define SPR_RCPU_FPECR (0x3FE) |
1273 |
#define SPR_403_PBL2 (0x3FE) |
1274 |
#define SPR_PIR (0x3FF) |
1275 |
#define SPR_403_PBU2 (0x3FF) |
1276 |
#define SPR_601_HID15 (0x3FF) |
1277 |
#define SPR_604_HID15 (0x3FF) |
1278 |
#define SPR_E500_SVR (0x3FF) |
1279 |
|
1280 |
/*****************************************************************************/
|
1281 |
/* Memory access type :
|
1282 |
* may be needed for precise access rights control and precise exceptions.
|
1283 |
*/
|
1284 |
enum {
|
1285 |
/* 1 bit to define user level / supervisor access */
|
1286 |
ACCESS_USER = 0x00,
|
1287 |
ACCESS_SUPER = 0x01,
|
1288 |
/* Type of instruction that generated the access */
|
1289 |
ACCESS_CODE = 0x10, /* Code fetch access */ |
1290 |
ACCESS_INT = 0x20, /* Integer load/store access */ |
1291 |
ACCESS_FLOAT = 0x30, /* floating point load/store access */ |
1292 |
ACCESS_RES = 0x40, /* load/store with reservation */ |
1293 |
ACCESS_EXT = 0x50, /* external access */ |
1294 |
ACCESS_CACHE = 0x60, /* Cache manipulation */ |
1295 |
}; |
1296 |
|
1297 |
/* Hardware interruption sources:
|
1298 |
* all those exception can be raised simulteaneously
|
1299 |
*/
|
1300 |
/* Input pins definitions */
|
1301 |
enum {
|
1302 |
/* 6xx bus input pins */
|
1303 |
PPC6xx_INPUT_HRESET = 0,
|
1304 |
PPC6xx_INPUT_SRESET = 1,
|
1305 |
PPC6xx_INPUT_CKSTP_IN = 2,
|
1306 |
PPC6xx_INPUT_MCP = 3,
|
1307 |
PPC6xx_INPUT_SMI = 4,
|
1308 |
PPC6xx_INPUT_INT = 5,
|
1309 |
PPC6xx_INPUT_TBEN = 6,
|
1310 |
PPC6xx_INPUT_WAKEUP = 7,
|
1311 |
PPC6xx_INPUT_NB, |
1312 |
}; |
1313 |
|
1314 |
enum {
|
1315 |
/* Embedded PowerPC input pins */
|
1316 |
PPCBookE_INPUT_HRESET = 0,
|
1317 |
PPCBookE_INPUT_SRESET = 1,
|
1318 |
PPCBookE_INPUT_CKSTP_IN = 2,
|
1319 |
PPCBookE_INPUT_MCP = 3,
|
1320 |
PPCBookE_INPUT_SMI = 4,
|
1321 |
PPCBookE_INPUT_INT = 5,
|
1322 |
PPCBookE_INPUT_CINT = 6,
|
1323 |
PPCBookE_INPUT_NB, |
1324 |
}; |
1325 |
|
1326 |
enum {
|
1327 |
/* PowerPC 40x input pins */
|
1328 |
PPC40x_INPUT_RESET_CORE = 0,
|
1329 |
PPC40x_INPUT_RESET_CHIP = 1,
|
1330 |
PPC40x_INPUT_RESET_SYS = 2,
|
1331 |
PPC40x_INPUT_CINT = 3,
|
1332 |
PPC40x_INPUT_INT = 4,
|
1333 |
PPC40x_INPUT_HALT = 5,
|
1334 |
PPC40x_INPUT_DEBUG = 6,
|
1335 |
PPC40x_INPUT_NB, |
1336 |
}; |
1337 |
|
1338 |
enum {
|
1339 |
/* RCPU input pins */
|
1340 |
PPCRCPU_INPUT_PORESET = 0,
|
1341 |
PPCRCPU_INPUT_HRESET = 1,
|
1342 |
PPCRCPU_INPUT_SRESET = 2,
|
1343 |
PPCRCPU_INPUT_IRQ0 = 3,
|
1344 |
PPCRCPU_INPUT_IRQ1 = 4,
|
1345 |
PPCRCPU_INPUT_IRQ2 = 5,
|
1346 |
PPCRCPU_INPUT_IRQ3 = 6,
|
1347 |
PPCRCPU_INPUT_IRQ4 = 7,
|
1348 |
PPCRCPU_INPUT_IRQ5 = 8,
|
1349 |
PPCRCPU_INPUT_IRQ6 = 9,
|
1350 |
PPCRCPU_INPUT_IRQ7 = 10,
|
1351 |
PPCRCPU_INPUT_NB, |
1352 |
}; |
1353 |
|
1354 |
#if defined(TARGET_PPC64)
|
1355 |
enum {
|
1356 |
/* PowerPC 970 input pins */
|
1357 |
PPC970_INPUT_HRESET = 0,
|
1358 |
PPC970_INPUT_SRESET = 1,
|
1359 |
PPC970_INPUT_CKSTP = 2,
|
1360 |
PPC970_INPUT_TBEN = 3,
|
1361 |
PPC970_INPUT_MCP = 4,
|
1362 |
PPC970_INPUT_INT = 5,
|
1363 |
PPC970_INPUT_THINT = 6,
|
1364 |
PPC970_INPUT_NB, |
1365 |
}; |
1366 |
#endif
|
1367 |
|
1368 |
/* Hardware exceptions definitions */
|
1369 |
enum {
|
1370 |
/* External hardware exception sources */
|
1371 |
PPC_INTERRUPT_RESET = 0, /* Reset exception */ |
1372 |
PPC_INTERRUPT_WAKEUP, /* Wakeup exception */
|
1373 |
PPC_INTERRUPT_MCK, /* Machine check exception */
|
1374 |
PPC_INTERRUPT_EXT, /* External interrupt */
|
1375 |
PPC_INTERRUPT_SMI, /* System management interrupt */
|
1376 |
PPC_INTERRUPT_CEXT, /* Critical external interrupt */
|
1377 |
PPC_INTERRUPT_DEBUG, /* External debug exception */
|
1378 |
PPC_INTERRUPT_THERM, /* Thermal exception */
|
1379 |
/* Internal hardware exception sources */
|
1380 |
PPC_INTERRUPT_DECR, /* Decrementer exception */
|
1381 |
PPC_INTERRUPT_HDECR, /* Hypervisor decrementer exception */
|
1382 |
PPC_INTERRUPT_PIT, /* Programmable inteval timer interrupt */
|
1383 |
PPC_INTERRUPT_FIT, /* Fixed interval timer interrupt */
|
1384 |
PPC_INTERRUPT_WDT, /* Watchdog timer interrupt */
|
1385 |
PPC_INTERRUPT_CDOORBELL, /* Critical doorbell interrupt */
|
1386 |
PPC_INTERRUPT_DOORBELL, /* Doorbell interrupt */
|
1387 |
PPC_INTERRUPT_PERFM, /* Performance monitor interrupt */
|
1388 |
}; |
1389 |
|
1390 |
/*****************************************************************************/
|
1391 |
|
1392 |
#endif /* !defined (__CPU_PPC_H__) */ |