Statistics
| Branch: | Revision:

root / softmmu_header.h @ 0834c9ea

History | View | Annotate | Download (5.5 kB)

1 b92e5a22 bellard
/*
2 b92e5a22 bellard
 *  Software MMU support
3 5fafdf24 ths
 *
4 efbf29b6 Blue Swirl
 * Generate inline load/store functions for one MMU mode and data
5 efbf29b6 Blue Swirl
 * size.
6 efbf29b6 Blue Swirl
 *
7 efbf29b6 Blue Swirl
 * Generate a store function as well as signed and unsigned loads. For
8 efbf29b6 Blue Swirl
 * 32 and 64 bit cases, also generate floating point functions with
9 efbf29b6 Blue Swirl
 * the same size.
10 efbf29b6 Blue Swirl
 *
11 efbf29b6 Blue Swirl
 * Not used directly but included from softmmu_exec.h and exec-all.h.
12 efbf29b6 Blue Swirl
 *
13 b92e5a22 bellard
 *  Copyright (c) 2003 Fabrice Bellard
14 b92e5a22 bellard
 *
15 b92e5a22 bellard
 * This library is free software; you can redistribute it and/or
16 b92e5a22 bellard
 * modify it under the terms of the GNU Lesser General Public
17 b92e5a22 bellard
 * License as published by the Free Software Foundation; either
18 b92e5a22 bellard
 * version 2 of the License, or (at your option) any later version.
19 b92e5a22 bellard
 *
20 b92e5a22 bellard
 * This library is distributed in the hope that it will be useful,
21 b92e5a22 bellard
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
22 b92e5a22 bellard
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
23 b92e5a22 bellard
 * Lesser General Public License for more details.
24 b92e5a22 bellard
 *
25 b92e5a22 bellard
 * You should have received a copy of the GNU Lesser General Public
26 8167ee88 Blue Swirl
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
27 b92e5a22 bellard
 */
28 b92e5a22 bellard
#if DATA_SIZE == 8
29 b92e5a22 bellard
#define SUFFIX q
30 61382a50 bellard
#define USUFFIX q
31 b92e5a22 bellard
#define DATA_TYPE uint64_t
32 b92e5a22 bellard
#elif DATA_SIZE == 4
33 b92e5a22 bellard
#define SUFFIX l
34 61382a50 bellard
#define USUFFIX l
35 b92e5a22 bellard
#define DATA_TYPE uint32_t
36 b92e5a22 bellard
#elif DATA_SIZE == 2
37 b92e5a22 bellard
#define SUFFIX w
38 61382a50 bellard
#define USUFFIX uw
39 b92e5a22 bellard
#define DATA_TYPE uint16_t
40 b92e5a22 bellard
#define DATA_STYPE int16_t
41 b92e5a22 bellard
#elif DATA_SIZE == 1
42 b92e5a22 bellard
#define SUFFIX b
43 61382a50 bellard
#define USUFFIX ub
44 b92e5a22 bellard
#define DATA_TYPE uint8_t
45 b92e5a22 bellard
#define DATA_STYPE int8_t
46 b92e5a22 bellard
#else
47 b92e5a22 bellard
#error unsupported data size
48 b92e5a22 bellard
#endif
49 b92e5a22 bellard
50 6ebbf390 j_mayer
#if ACCESS_TYPE < (NB_MMU_MODES)
51 61382a50 bellard
52 6ebbf390 j_mayer
#define CPU_MMU_INDEX ACCESS_TYPE
53 61382a50 bellard
#define MMUSUFFIX _mmu
54 61382a50 bellard
55 6ebbf390 j_mayer
#elif ACCESS_TYPE == (NB_MMU_MODES)
56 61382a50 bellard
57 6ebbf390 j_mayer
#define CPU_MMU_INDEX (cpu_mmu_index(env))
58 61382a50 bellard
#define MMUSUFFIX _mmu
59 61382a50 bellard
60 6ebbf390 j_mayer
#elif ACCESS_TYPE == (NB_MMU_MODES + 1)
61 61382a50 bellard
62 6ebbf390 j_mayer
#define CPU_MMU_INDEX (cpu_mmu_index(env))
63 61382a50 bellard
#define MMUSUFFIX _cmmu
64 61382a50 bellard
65 b92e5a22 bellard
#else
66 61382a50 bellard
#error invalid ACCESS_TYPE
67 b92e5a22 bellard
#endif
68 b92e5a22 bellard
69 b92e5a22 bellard
#if DATA_SIZE == 8
70 b92e5a22 bellard
#define RES_TYPE uint64_t
71 b92e5a22 bellard
#else
72 c086b783 Igor V. Kovalenko
#define RES_TYPE uint32_t
73 b92e5a22 bellard
#endif
74 b92e5a22 bellard
75 6ebbf390 j_mayer
#if ACCESS_TYPE == (NB_MMU_MODES + 1)
76 84b7b8e7 bellard
#define ADDR_READ addr_code
77 84b7b8e7 bellard
#else
78 84b7b8e7 bellard
#define ADDR_READ addr_read
79 84b7b8e7 bellard
#endif
80 b92e5a22 bellard
81 e16c53fa bellard
/* generic load/store macros */
82 e16c53fa bellard
83 e141ab52 Blue Swirl
static inline RES_TYPE
84 89c33337 Blue Swirl
glue(glue(cpu_ld, USUFFIX), MEMSUFFIX)(CPUArchState *env, target_ulong ptr)
85 b92e5a22 bellard
{
86 4d7a0880 blueswir1
    int page_index;
87 b92e5a22 bellard
    RES_TYPE res;
88 c27004ec bellard
    target_ulong addr;
89 6ebbf390 j_mayer
    int mmu_idx;
90 61382a50 bellard
91 c27004ec bellard
    addr = ptr;
92 4d7a0880 blueswir1
    page_index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1);
93 6ebbf390 j_mayer
    mmu_idx = CPU_MMU_INDEX;
94 551bd27f ths
    if (unlikely(env->tlb_table[mmu_idx][page_index].ADDR_READ !=
95 551bd27f ths
                 (addr & (TARGET_PAGE_MASK | (DATA_SIZE - 1))))) {
96 89c33337 Blue Swirl
        res = glue(glue(helper_ld, SUFFIX), MMUSUFFIX)(env, addr, mmu_idx);
97 b92e5a22 bellard
    } else {
98 23ddbf08 Stefan Weil
        uintptr_t hostaddr = addr + env->tlb_table[mmu_idx][page_index].addend;
99 b065927a Stefan Weil
        res = glue(glue(ld, USUFFIX), _raw)(hostaddr);
100 b92e5a22 bellard
    }
101 b92e5a22 bellard
    return res;
102 b92e5a22 bellard
}
103 b92e5a22 bellard
104 b92e5a22 bellard
#if DATA_SIZE <= 2
105 e141ab52 Blue Swirl
static inline int
106 89c33337 Blue Swirl
glue(glue(cpu_lds, SUFFIX), MEMSUFFIX)(CPUArchState *env, target_ulong ptr)
107 b92e5a22 bellard
{
108 4d7a0880 blueswir1
    int res, page_index;
109 c27004ec bellard
    target_ulong addr;
110 6ebbf390 j_mayer
    int mmu_idx;
111 61382a50 bellard
112 c27004ec bellard
    addr = ptr;
113 4d7a0880 blueswir1
    page_index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1);
114 6ebbf390 j_mayer
    mmu_idx = CPU_MMU_INDEX;
115 551bd27f ths
    if (unlikely(env->tlb_table[mmu_idx][page_index].ADDR_READ !=
116 551bd27f ths
                 (addr & (TARGET_PAGE_MASK | (DATA_SIZE - 1))))) {
117 89c33337 Blue Swirl
        res = (DATA_STYPE)glue(glue(helper_ld, SUFFIX),
118 89c33337 Blue Swirl
                               MMUSUFFIX)(env, addr, mmu_idx);
119 b92e5a22 bellard
    } else {
120 23ddbf08 Stefan Weil
        uintptr_t hostaddr = addr + env->tlb_table[mmu_idx][page_index].addend;
121 b065927a Stefan Weil
        res = glue(glue(lds, SUFFIX), _raw)(hostaddr);
122 b92e5a22 bellard
    }
123 b92e5a22 bellard
    return res;
124 b92e5a22 bellard
}
125 b92e5a22 bellard
#endif
126 b92e5a22 bellard
127 6ebbf390 j_mayer
#if ACCESS_TYPE != (NB_MMU_MODES + 1)
128 84b7b8e7 bellard
129 e16c53fa bellard
/* generic store macro */
130 e16c53fa bellard
131 e141ab52 Blue Swirl
static inline void
132 89c33337 Blue Swirl
glue(glue(cpu_st, SUFFIX), MEMSUFFIX)(CPUArchState *env, target_ulong ptr,
133 89c33337 Blue Swirl
                                      RES_TYPE v)
134 b92e5a22 bellard
{
135 4d7a0880 blueswir1
    int page_index;
136 c27004ec bellard
    target_ulong addr;
137 6ebbf390 j_mayer
    int mmu_idx;
138 61382a50 bellard
139 c27004ec bellard
    addr = ptr;
140 4d7a0880 blueswir1
    page_index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1);
141 6ebbf390 j_mayer
    mmu_idx = CPU_MMU_INDEX;
142 551bd27f ths
    if (unlikely(env->tlb_table[mmu_idx][page_index].addr_write !=
143 551bd27f ths
                 (addr & (TARGET_PAGE_MASK | (DATA_SIZE - 1))))) {
144 89c33337 Blue Swirl
        glue(glue(helper_st, SUFFIX), MMUSUFFIX)(env, addr, v, mmu_idx);
145 b92e5a22 bellard
    } else {
146 23ddbf08 Stefan Weil
        uintptr_t hostaddr = addr + env->tlb_table[mmu_idx][page_index].addend;
147 b065927a Stefan Weil
        glue(glue(st, SUFFIX), _raw)(hostaddr, v);
148 b92e5a22 bellard
    }
149 b92e5a22 bellard
}
150 b92e5a22 bellard
151 6ebbf390 j_mayer
#endif /* ACCESS_TYPE != (NB_MMU_MODES + 1) */
152 84b7b8e7 bellard
153 6ebbf390 j_mayer
#if ACCESS_TYPE != (NB_MMU_MODES + 1)
154 e16c53fa bellard
155 2d603d22 bellard
#if DATA_SIZE == 8
156 89c33337 Blue Swirl
static inline float64 glue(cpu_ldfq, MEMSUFFIX)(CPUArchState *env,
157 89c33337 Blue Swirl
                                                target_ulong ptr)
158 2d603d22 bellard
{
159 2d603d22 bellard
    union {
160 3f87bf69 bellard
        float64 d;
161 2d603d22 bellard
        uint64_t i;
162 2d603d22 bellard
    } u;
163 89c33337 Blue Swirl
    u.i = glue(cpu_ldq, MEMSUFFIX)(env, ptr);
164 2d603d22 bellard
    return u.d;
165 2d603d22 bellard
}
166 2d603d22 bellard
167 89c33337 Blue Swirl
static inline void glue(cpu_stfq, MEMSUFFIX)(CPUArchState *env,
168 89c33337 Blue Swirl
                                             target_ulong ptr, float64 v)
169 2d603d22 bellard
{
170 2d603d22 bellard
    union {
171 3f87bf69 bellard
        float64 d;
172 2d603d22 bellard
        uint64_t i;
173 2d603d22 bellard
    } u;
174 2d603d22 bellard
    u.d = v;
175 89c33337 Blue Swirl
    glue(cpu_stq, MEMSUFFIX)(env, ptr, u.i);
176 2d603d22 bellard
}
177 2d603d22 bellard
#endif /* DATA_SIZE == 8 */
178 2d603d22 bellard
179 2d603d22 bellard
#if DATA_SIZE == 4
180 89c33337 Blue Swirl
static inline float32 glue(cpu_ldfl, MEMSUFFIX)(CPUArchState *env,
181 89c33337 Blue Swirl
                                                target_ulong ptr)
182 2d603d22 bellard
{
183 2d603d22 bellard
    union {
184 3f87bf69 bellard
        float32 f;
185 2d603d22 bellard
        uint32_t i;
186 2d603d22 bellard
    } u;
187 89c33337 Blue Swirl
    u.i = glue(cpu_ldl, MEMSUFFIX)(env, ptr);
188 2d603d22 bellard
    return u.f;
189 2d603d22 bellard
}
190 2d603d22 bellard
191 89c33337 Blue Swirl
static inline void glue(cpu_stfl, MEMSUFFIX)(CPUArchState *env,
192 89c33337 Blue Swirl
                                             target_ulong ptr, float32 v)
193 2d603d22 bellard
{
194 2d603d22 bellard
    union {
195 3f87bf69 bellard
        float32 f;
196 2d603d22 bellard
        uint32_t i;
197 2d603d22 bellard
    } u;
198 2d603d22 bellard
    u.f = v;
199 89c33337 Blue Swirl
    glue(cpu_stl, MEMSUFFIX)(env, ptr, u.i);
200 2d603d22 bellard
}
201 2d603d22 bellard
#endif /* DATA_SIZE == 4 */
202 2d603d22 bellard
203 6ebbf390 j_mayer
#endif /* ACCESS_TYPE != (NB_MMU_MODES + 1) */
204 84b7b8e7 bellard
205 b92e5a22 bellard
#undef RES_TYPE
206 b92e5a22 bellard
#undef DATA_TYPE
207 b92e5a22 bellard
#undef DATA_STYPE
208 b92e5a22 bellard
#undef SUFFIX
209 61382a50 bellard
#undef USUFFIX
210 b92e5a22 bellard
#undef DATA_SIZE
211 6ebbf390 j_mayer
#undef CPU_MMU_INDEX
212 61382a50 bellard
#undef MMUSUFFIX
213 84b7b8e7 bellard
#undef ADDR_READ