Revision 0908bba1 hw/eepro100.c

b/hw/eepro100.c
125 125 
/* Offsets to the various registers.
126 126 
   All accesses need not be longword aligned. */
127 127 
enum speedo_offsets {
128 
    SCBStatus = 0,
128 
    SCBStatus = 0,              /* Status Word. */
129 129 
    SCBAck = 1,
130 130 
    SCBCmd = 2,                 /* Rx/Command Unit command and status. */
131 131 
    SCBIntmask = 3,
132 132 
    SCBPointer = 4,             /* General purpose pointer. */
133 133 
    SCBPort = 8,                /* Misc. commands and operands.  */
134 
    SCBflash = 12, SCBeeprom = 14,      /* EEPROM and flash memory control. */
134 
    SCBflash = 12,              /* Flash memory control. */
135 
    SCBeeprom = 14,             /* EEPROM control. */
135 136 
    SCBCtrlMDI = 16,            /* MDI interface control. */
136 137 
    SCBEarlyRx = 20,            /* Early receive byte count. */
137 
    SCBFlow = 24,
138 
    SCBFlow = 24,               /* Flow Control. */
139 
    SCBpmdr = 27,               /* Power Management Driver. */
140 
    SCBgctrl = 28,              /* General Control. */
141 
    SCBgstat = 29,              /* General Status. */
138 142 
};
139 143 

  		





  140
  144
  
    
/* A speedo3 transmit buffer descriptor with two buffers... */


  		





  ......




  1333
  1337
  
    
    case SCBeeprom:


  		





  1334
  1338
  
    
        val = eepro100_read_eeprom(s);


  		





  1335
  1339
  
    
        break;


  		





  1336
  
  
    
    case 0x1b:                 /* PMDR (power management driver register) */


  		





  
  1340
  
    
    case SCBpmdr:       /* Power Management Driver Register */


  		





  1337
  1341
  
    
        val = 0;


  		





  1338
  1342
  
    
        TRACE(OTHER, logout("addr=%s val=0x%02x\n", regname(addr), val));


  		





  1339
  1343
  
    
        break;


  		





  1340
  
  
    
    case 0x1d:                 /* general status register */


  		





  
  1344
  
    
    case SCBgstat:      /* General Status Register */


  		





  1341
  1345
  
    
        /* 100 Mbps full duplex, valid link */


  		





  1342
  1346
  
    
        val = 0x07;


  		





  1343
  1347
  
    
        TRACE(OTHER, logout("addr=General Status val=%02x\n", val));


  		





  ......




  1431
  1435
  
    
    case SCBFlow:       /* does not exist on 82557 */


  		





  1432
  1436
  
    
    case SCBFlow + 1:


  		





  1433
  1437
  
    
    case SCBFlow + 2:


  		





  1434
  
  
    
    case SCBFlow + 3:


  		





  
  1438
  
    
    case SCBpmdr:       /* does not exist on 82557 */


  		





  1435
  1439
  
    
        TRACE(OTHER, logout("addr=%s val=0x%02x\n", regname(addr), val));


  		





  1436
  1440
  
    
        break;


  		





  1437
  1441
  
    
    case SCBeeprom:


  		












Also available in:
  Unified diff