root / hw / omap_intc.c @ 0919ac78
History | View | Annotate | Download (17 kB)
1 | 7f132a21 | cmchao | /*
|
---|---|---|---|
2 | 7f132a21 | cmchao | * TI OMAP interrupt controller emulation.
|
3 | 7f132a21 | cmchao | *
|
4 | 7f132a21 | cmchao | * Copyright (C) 2006-2008 Andrzej Zaborowski <balrog@zabor.org>
|
5 | 7f132a21 | cmchao | * Copyright (C) 2007-2008 Nokia Corporation
|
6 | 7f132a21 | cmchao | *
|
7 | 7f132a21 | cmchao | * This program is free software; you can redistribute it and/or
|
8 | 7f132a21 | cmchao | * modify it under the terms of the GNU General Public License as
|
9 | 7f132a21 | cmchao | * published by the Free Software Foundation; either version 2 or
|
10 | 7f132a21 | cmchao | * (at your option) version 3 of the License.
|
11 | 7f132a21 | cmchao | *
|
12 | 7f132a21 | cmchao | * This program is distributed in the hope that it will be useful,
|
13 | 7f132a21 | cmchao | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
14 | 7f132a21 | cmchao | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
15 | 7f132a21 | cmchao | * GNU General Public License for more details.
|
16 | 7f132a21 | cmchao | *
|
17 | 7f132a21 | cmchao | * You should have received a copy of the GNU General Public License along
|
18 | 7f132a21 | cmchao | * with this program; if not, see <http://www.gnu.org/licenses/>.
|
19 | 7f132a21 | cmchao | */
|
20 | 7f132a21 | cmchao | #include "hw.h" |
21 | 7f132a21 | cmchao | #include "omap.h" |
22 | 0919ac78 | Peter Maydell | #include "sysbus.h" |
23 | 7f132a21 | cmchao | |
24 | 7f132a21 | cmchao | /* Interrupt Handlers */
|
25 | 7f132a21 | cmchao | struct omap_intr_handler_bank_s {
|
26 | 7f132a21 | cmchao | uint32_t irqs; |
27 | 7f132a21 | cmchao | uint32_t inputs; |
28 | 7f132a21 | cmchao | uint32_t mask; |
29 | 7f132a21 | cmchao | uint32_t fiq; |
30 | 7f132a21 | cmchao | uint32_t sens_edge; |
31 | 7f132a21 | cmchao | uint32_t swi; |
32 | 7f132a21 | cmchao | unsigned char priority[32]; |
33 | 7f132a21 | cmchao | }; |
34 | 7f132a21 | cmchao | |
35 | 7f132a21 | cmchao | struct omap_intr_handler_s {
|
36 | 0919ac78 | Peter Maydell | SysBusDevice busdev; |
37 | 7f132a21 | cmchao | qemu_irq *pins; |
38 | 7f132a21 | cmchao | qemu_irq parent_intr[2];
|
39 | 53bb614e | Peter Maydell | MemoryRegion mmio; |
40 | 0919ac78 | Peter Maydell | void *iclk;
|
41 | 0919ac78 | Peter Maydell | void *fclk;
|
42 | 7f132a21 | cmchao | unsigned char nbanks; |
43 | 7f132a21 | cmchao | int level_only;
|
44 | 0919ac78 | Peter Maydell | uint32_t size; |
45 | 0919ac78 | Peter Maydell | |
46 | 0919ac78 | Peter Maydell | uint8_t revision; |
47 | 7f132a21 | cmchao | |
48 | 7f132a21 | cmchao | /* state */
|
49 | 7f132a21 | cmchao | uint32_t new_agr[2];
|
50 | 7f132a21 | cmchao | int sir_intr[2]; |
51 | 7f132a21 | cmchao | int autoidle;
|
52 | 7f132a21 | cmchao | uint32_t mask; |
53 | 0919ac78 | Peter Maydell | struct omap_intr_handler_bank_s bank[3]; |
54 | 7f132a21 | cmchao | }; |
55 | 7f132a21 | cmchao | |
56 | 7f132a21 | cmchao | static void omap_inth_sir_update(struct omap_intr_handler_s *s, int is_fiq) |
57 | 7f132a21 | cmchao | { |
58 | 7f132a21 | cmchao | int i, j, sir_intr, p_intr, p, f;
|
59 | 7f132a21 | cmchao | uint32_t level; |
60 | 7f132a21 | cmchao | sir_intr = 0;
|
61 | 7f132a21 | cmchao | p_intr = 255;
|
62 | 7f132a21 | cmchao | |
63 | 7f132a21 | cmchao | /* Find the interrupt line with the highest dynamic priority.
|
64 | 7f132a21 | cmchao | * Note: 0 denotes the hightest priority.
|
65 | 7f132a21 | cmchao | * If all interrupts have the same priority, the default order is IRQ_N,
|
66 | 7f132a21 | cmchao | * IRQ_N-1,...,IRQ_0. */
|
67 | 7f132a21 | cmchao | for (j = 0; j < s->nbanks; ++j) { |
68 | 7f132a21 | cmchao | level = s->bank[j].irqs & ~s->bank[j].mask & |
69 | 7f132a21 | cmchao | (is_fiq ? s->bank[j].fiq : ~s->bank[j].fiq); |
70 | 7f132a21 | cmchao | for (f = ffs(level), i = f - 1, level >>= f - 1; f; i += f, |
71 | 7f132a21 | cmchao | level >>= f) { |
72 | 7f132a21 | cmchao | p = s->bank[j].priority[i]; |
73 | 7f132a21 | cmchao | if (p <= p_intr) {
|
74 | 7f132a21 | cmchao | p_intr = p; |
75 | 7f132a21 | cmchao | sir_intr = 32 * j + i;
|
76 | 7f132a21 | cmchao | } |
77 | 7f132a21 | cmchao | f = ffs(level >> 1);
|
78 | 7f132a21 | cmchao | } |
79 | 7f132a21 | cmchao | } |
80 | 7f132a21 | cmchao | s->sir_intr[is_fiq] = sir_intr; |
81 | 7f132a21 | cmchao | } |
82 | 7f132a21 | cmchao | |
83 | 7f132a21 | cmchao | static inline void omap_inth_update(struct omap_intr_handler_s *s, int is_fiq) |
84 | 7f132a21 | cmchao | { |
85 | 7f132a21 | cmchao | int i;
|
86 | 7f132a21 | cmchao | uint32_t has_intr = 0;
|
87 | 7f132a21 | cmchao | |
88 | 7f132a21 | cmchao | for (i = 0; i < s->nbanks; ++i) |
89 | 7f132a21 | cmchao | has_intr |= s->bank[i].irqs & ~s->bank[i].mask & |
90 | 7f132a21 | cmchao | (is_fiq ? s->bank[i].fiq : ~s->bank[i].fiq); |
91 | 7f132a21 | cmchao | |
92 | 7f132a21 | cmchao | if (s->new_agr[is_fiq] & has_intr & s->mask) {
|
93 | 7f132a21 | cmchao | s->new_agr[is_fiq] = 0;
|
94 | 7f132a21 | cmchao | omap_inth_sir_update(s, is_fiq); |
95 | 7f132a21 | cmchao | qemu_set_irq(s->parent_intr[is_fiq], 1);
|
96 | 7f132a21 | cmchao | } |
97 | 7f132a21 | cmchao | } |
98 | 7f132a21 | cmchao | |
99 | 7f132a21 | cmchao | #define INT_FALLING_EDGE 0 |
100 | 7f132a21 | cmchao | #define INT_LOW_LEVEL 1 |
101 | 7f132a21 | cmchao | |
102 | 7f132a21 | cmchao | static void omap_set_intr(void *opaque, int irq, int req) |
103 | 7f132a21 | cmchao | { |
104 | 7f132a21 | cmchao | struct omap_intr_handler_s *ih = (struct omap_intr_handler_s *) opaque; |
105 | 7f132a21 | cmchao | uint32_t rise; |
106 | 7f132a21 | cmchao | |
107 | 7f132a21 | cmchao | struct omap_intr_handler_bank_s *bank = &ih->bank[irq >> 5]; |
108 | 7f132a21 | cmchao | int n = irq & 31; |
109 | 7f132a21 | cmchao | |
110 | 7f132a21 | cmchao | if (req) {
|
111 | 7f132a21 | cmchao | rise = ~bank->irqs & (1 << n);
|
112 | 7f132a21 | cmchao | if (~bank->sens_edge & (1 << n)) |
113 | 7f132a21 | cmchao | rise &= ~bank->inputs; |
114 | 7f132a21 | cmchao | |
115 | 7f132a21 | cmchao | bank->inputs |= (1 << n);
|
116 | 7f132a21 | cmchao | if (rise) {
|
117 | 7f132a21 | cmchao | bank->irqs |= rise; |
118 | 7f132a21 | cmchao | omap_inth_update(ih, 0);
|
119 | 7f132a21 | cmchao | omap_inth_update(ih, 1);
|
120 | 7f132a21 | cmchao | } |
121 | 7f132a21 | cmchao | } else {
|
122 | 7f132a21 | cmchao | rise = bank->sens_edge & bank->irqs & (1 << n);
|
123 | 7f132a21 | cmchao | bank->irqs &= ~rise; |
124 | 7f132a21 | cmchao | bank->inputs &= ~(1 << n);
|
125 | 7f132a21 | cmchao | } |
126 | 7f132a21 | cmchao | } |
127 | 7f132a21 | cmchao | |
128 | 7f132a21 | cmchao | /* Simplified version with no edge detection */
|
129 | 7f132a21 | cmchao | static void omap_set_intr_noedge(void *opaque, int irq, int req) |
130 | 7f132a21 | cmchao | { |
131 | 7f132a21 | cmchao | struct omap_intr_handler_s *ih = (struct omap_intr_handler_s *) opaque; |
132 | 7f132a21 | cmchao | uint32_t rise; |
133 | 7f132a21 | cmchao | |
134 | 7f132a21 | cmchao | struct omap_intr_handler_bank_s *bank = &ih->bank[irq >> 5]; |
135 | 7f132a21 | cmchao | int n = irq & 31; |
136 | 7f132a21 | cmchao | |
137 | 7f132a21 | cmchao | if (req) {
|
138 | 7f132a21 | cmchao | rise = ~bank->inputs & (1 << n);
|
139 | 7f132a21 | cmchao | if (rise) {
|
140 | 7f132a21 | cmchao | bank->irqs |= bank->inputs |= rise; |
141 | 7f132a21 | cmchao | omap_inth_update(ih, 0);
|
142 | 7f132a21 | cmchao | omap_inth_update(ih, 1);
|
143 | 7f132a21 | cmchao | } |
144 | 7f132a21 | cmchao | } else
|
145 | 7f132a21 | cmchao | bank->irqs = (bank->inputs &= ~(1 << n)) | bank->swi;
|
146 | 7f132a21 | cmchao | } |
147 | 7f132a21 | cmchao | |
148 | 53bb614e | Peter Maydell | static uint64_t omap_inth_read(void *opaque, target_phys_addr_t addr, |
149 | 53bb614e | Peter Maydell | unsigned size)
|
150 | 7f132a21 | cmchao | { |
151 | 7f132a21 | cmchao | struct omap_intr_handler_s *s = (struct omap_intr_handler_s *) opaque; |
152 | 7f132a21 | cmchao | int i, offset = addr;
|
153 | 7f132a21 | cmchao | int bank_no = offset >> 8; |
154 | 7f132a21 | cmchao | int line_no;
|
155 | 7f132a21 | cmchao | struct omap_intr_handler_bank_s *bank = &s->bank[bank_no];
|
156 | 7f132a21 | cmchao | offset &= 0xff;
|
157 | 7f132a21 | cmchao | |
158 | 7f132a21 | cmchao | switch (offset) {
|
159 | 7f132a21 | cmchao | case 0x00: /* ITR */ |
160 | 7f132a21 | cmchao | return bank->irqs;
|
161 | 7f132a21 | cmchao | |
162 | 7f132a21 | cmchao | case 0x04: /* MIR */ |
163 | 7f132a21 | cmchao | return bank->mask;
|
164 | 7f132a21 | cmchao | |
165 | 7f132a21 | cmchao | case 0x10: /* SIR_IRQ_CODE */ |
166 | 7f132a21 | cmchao | case 0x14: /* SIR_FIQ_CODE */ |
167 | 7f132a21 | cmchao | if (bank_no != 0) |
168 | 7f132a21 | cmchao | break;
|
169 | 7f132a21 | cmchao | line_no = s->sir_intr[(offset - 0x10) >> 2]; |
170 | 7f132a21 | cmchao | bank = &s->bank[line_no >> 5];
|
171 | 7f132a21 | cmchao | i = line_no & 31;
|
172 | 7f132a21 | cmchao | if (((bank->sens_edge >> i) & 1) == INT_FALLING_EDGE) |
173 | 7f132a21 | cmchao | bank->irqs &= ~(1 << i);
|
174 | 7f132a21 | cmchao | return line_no;
|
175 | 7f132a21 | cmchao | |
176 | 7f132a21 | cmchao | case 0x18: /* CONTROL_REG */ |
177 | 7f132a21 | cmchao | if (bank_no != 0) |
178 | 7f132a21 | cmchao | break;
|
179 | 7f132a21 | cmchao | return 0; |
180 | 7f132a21 | cmchao | |
181 | 7f132a21 | cmchao | case 0x1c: /* ILR0 */ |
182 | 7f132a21 | cmchao | case 0x20: /* ILR1 */ |
183 | 7f132a21 | cmchao | case 0x24: /* ILR2 */ |
184 | 7f132a21 | cmchao | case 0x28: /* ILR3 */ |
185 | 7f132a21 | cmchao | case 0x2c: /* ILR4 */ |
186 | 7f132a21 | cmchao | case 0x30: /* ILR5 */ |
187 | 7f132a21 | cmchao | case 0x34: /* ILR6 */ |
188 | 7f132a21 | cmchao | case 0x38: /* ILR7 */ |
189 | 7f132a21 | cmchao | case 0x3c: /* ILR8 */ |
190 | 7f132a21 | cmchao | case 0x40: /* ILR9 */ |
191 | 7f132a21 | cmchao | case 0x44: /* ILR10 */ |
192 | 7f132a21 | cmchao | case 0x48: /* ILR11 */ |
193 | 7f132a21 | cmchao | case 0x4c: /* ILR12 */ |
194 | 7f132a21 | cmchao | case 0x50: /* ILR13 */ |
195 | 7f132a21 | cmchao | case 0x54: /* ILR14 */ |
196 | 7f132a21 | cmchao | case 0x58: /* ILR15 */ |
197 | 7f132a21 | cmchao | case 0x5c: /* ILR16 */ |
198 | 7f132a21 | cmchao | case 0x60: /* ILR17 */ |
199 | 7f132a21 | cmchao | case 0x64: /* ILR18 */ |
200 | 7f132a21 | cmchao | case 0x68: /* ILR19 */ |
201 | 7f132a21 | cmchao | case 0x6c: /* ILR20 */ |
202 | 7f132a21 | cmchao | case 0x70: /* ILR21 */ |
203 | 7f132a21 | cmchao | case 0x74: /* ILR22 */ |
204 | 7f132a21 | cmchao | case 0x78: /* ILR23 */ |
205 | 7f132a21 | cmchao | case 0x7c: /* ILR24 */ |
206 | 7f132a21 | cmchao | case 0x80: /* ILR25 */ |
207 | 7f132a21 | cmchao | case 0x84: /* ILR26 */ |
208 | 7f132a21 | cmchao | case 0x88: /* ILR27 */ |
209 | 7f132a21 | cmchao | case 0x8c: /* ILR28 */ |
210 | 7f132a21 | cmchao | case 0x90: /* ILR29 */ |
211 | 7f132a21 | cmchao | case 0x94: /* ILR30 */ |
212 | 7f132a21 | cmchao | case 0x98: /* ILR31 */ |
213 | 7f132a21 | cmchao | i = (offset - 0x1c) >> 2; |
214 | 7f132a21 | cmchao | return (bank->priority[i] << 2) | |
215 | 7f132a21 | cmchao | (((bank->sens_edge >> i) & 1) << 1) | |
216 | 7f132a21 | cmchao | ((bank->fiq >> i) & 1);
|
217 | 7f132a21 | cmchao | |
218 | 7f132a21 | cmchao | case 0x9c: /* ISR */ |
219 | 7f132a21 | cmchao | return 0x00000000; |
220 | 7f132a21 | cmchao | |
221 | 7f132a21 | cmchao | } |
222 | 7f132a21 | cmchao | OMAP_BAD_REG(addr); |
223 | 7f132a21 | cmchao | return 0; |
224 | 7f132a21 | cmchao | } |
225 | 7f132a21 | cmchao | |
226 | 7f132a21 | cmchao | static void omap_inth_write(void *opaque, target_phys_addr_t addr, |
227 | 53bb614e | Peter Maydell | uint64_t value, unsigned size)
|
228 | 7f132a21 | cmchao | { |
229 | 7f132a21 | cmchao | struct omap_intr_handler_s *s = (struct omap_intr_handler_s *) opaque; |
230 | 7f132a21 | cmchao | int i, offset = addr;
|
231 | 7f132a21 | cmchao | int bank_no = offset >> 8; |
232 | 7f132a21 | cmchao | struct omap_intr_handler_bank_s *bank = &s->bank[bank_no];
|
233 | 7f132a21 | cmchao | offset &= 0xff;
|
234 | 7f132a21 | cmchao | |
235 | 7f132a21 | cmchao | switch (offset) {
|
236 | 7f132a21 | cmchao | case 0x00: /* ITR */ |
237 | 7f132a21 | cmchao | /* Important: ignore the clearing if the IRQ is level-triggered and
|
238 | 7f132a21 | cmchao | the input bit is 1 */
|
239 | 7f132a21 | cmchao | bank->irqs &= value | (bank->inputs & bank->sens_edge); |
240 | 7f132a21 | cmchao | return;
|
241 | 7f132a21 | cmchao | |
242 | 7f132a21 | cmchao | case 0x04: /* MIR */ |
243 | 7f132a21 | cmchao | bank->mask = value; |
244 | 7f132a21 | cmchao | omap_inth_update(s, 0);
|
245 | 7f132a21 | cmchao | omap_inth_update(s, 1);
|
246 | 7f132a21 | cmchao | return;
|
247 | 7f132a21 | cmchao | |
248 | 7f132a21 | cmchao | case 0x10: /* SIR_IRQ_CODE */ |
249 | 7f132a21 | cmchao | case 0x14: /* SIR_FIQ_CODE */ |
250 | 7f132a21 | cmchao | OMAP_RO_REG(addr); |
251 | 7f132a21 | cmchao | break;
|
252 | 7f132a21 | cmchao | |
253 | 7f132a21 | cmchao | case 0x18: /* CONTROL_REG */ |
254 | 7f132a21 | cmchao | if (bank_no != 0) |
255 | 7f132a21 | cmchao | break;
|
256 | 7f132a21 | cmchao | if (value & 2) { |
257 | 7f132a21 | cmchao | qemu_set_irq(s->parent_intr[1], 0); |
258 | 7f132a21 | cmchao | s->new_agr[1] = ~0; |
259 | 7f132a21 | cmchao | omap_inth_update(s, 1);
|
260 | 7f132a21 | cmchao | } |
261 | 7f132a21 | cmchao | if (value & 1) { |
262 | 7f132a21 | cmchao | qemu_set_irq(s->parent_intr[0], 0); |
263 | 7f132a21 | cmchao | s->new_agr[0] = ~0; |
264 | 7f132a21 | cmchao | omap_inth_update(s, 0);
|
265 | 7f132a21 | cmchao | } |
266 | 7f132a21 | cmchao | return;
|
267 | 7f132a21 | cmchao | |
268 | 7f132a21 | cmchao | case 0x1c: /* ILR0 */ |
269 | 7f132a21 | cmchao | case 0x20: /* ILR1 */ |
270 | 7f132a21 | cmchao | case 0x24: /* ILR2 */ |
271 | 7f132a21 | cmchao | case 0x28: /* ILR3 */ |
272 | 7f132a21 | cmchao | case 0x2c: /* ILR4 */ |
273 | 7f132a21 | cmchao | case 0x30: /* ILR5 */ |
274 | 7f132a21 | cmchao | case 0x34: /* ILR6 */ |
275 | 7f132a21 | cmchao | case 0x38: /* ILR7 */ |
276 | 7f132a21 | cmchao | case 0x3c: /* ILR8 */ |
277 | 7f132a21 | cmchao | case 0x40: /* ILR9 */ |
278 | 7f132a21 | cmchao | case 0x44: /* ILR10 */ |
279 | 7f132a21 | cmchao | case 0x48: /* ILR11 */ |
280 | 7f132a21 | cmchao | case 0x4c: /* ILR12 */ |
281 | 7f132a21 | cmchao | case 0x50: /* ILR13 */ |
282 | 7f132a21 | cmchao | case 0x54: /* ILR14 */ |
283 | 7f132a21 | cmchao | case 0x58: /* ILR15 */ |
284 | 7f132a21 | cmchao | case 0x5c: /* ILR16 */ |
285 | 7f132a21 | cmchao | case 0x60: /* ILR17 */ |
286 | 7f132a21 | cmchao | case 0x64: /* ILR18 */ |
287 | 7f132a21 | cmchao | case 0x68: /* ILR19 */ |
288 | 7f132a21 | cmchao | case 0x6c: /* ILR20 */ |
289 | 7f132a21 | cmchao | case 0x70: /* ILR21 */ |
290 | 7f132a21 | cmchao | case 0x74: /* ILR22 */ |
291 | 7f132a21 | cmchao | case 0x78: /* ILR23 */ |
292 | 7f132a21 | cmchao | case 0x7c: /* ILR24 */ |
293 | 7f132a21 | cmchao | case 0x80: /* ILR25 */ |
294 | 7f132a21 | cmchao | case 0x84: /* ILR26 */ |
295 | 7f132a21 | cmchao | case 0x88: /* ILR27 */ |
296 | 7f132a21 | cmchao | case 0x8c: /* ILR28 */ |
297 | 7f132a21 | cmchao | case 0x90: /* ILR29 */ |
298 | 7f132a21 | cmchao | case 0x94: /* ILR30 */ |
299 | 7f132a21 | cmchao | case 0x98: /* ILR31 */ |
300 | 7f132a21 | cmchao | i = (offset - 0x1c) >> 2; |
301 | 7f132a21 | cmchao | bank->priority[i] = (value >> 2) & 0x1f; |
302 | 7f132a21 | cmchao | bank->sens_edge &= ~(1 << i);
|
303 | 7f132a21 | cmchao | bank->sens_edge |= ((value >> 1) & 1) << i; |
304 | 7f132a21 | cmchao | bank->fiq &= ~(1 << i);
|
305 | 7f132a21 | cmchao | bank->fiq |= (value & 1) << i;
|
306 | 7f132a21 | cmchao | return;
|
307 | 7f132a21 | cmchao | |
308 | 7f132a21 | cmchao | case 0x9c: /* ISR */ |
309 | 7f132a21 | cmchao | for (i = 0; i < 32; i ++) |
310 | 7f132a21 | cmchao | if (value & (1 << i)) { |
311 | 7f132a21 | cmchao | omap_set_intr(s, 32 * bank_no + i, 1); |
312 | 7f132a21 | cmchao | return;
|
313 | 7f132a21 | cmchao | } |
314 | 7f132a21 | cmchao | return;
|
315 | 7f132a21 | cmchao | } |
316 | 7f132a21 | cmchao | OMAP_BAD_REG(addr); |
317 | 7f132a21 | cmchao | } |
318 | 7f132a21 | cmchao | |
319 | 53bb614e | Peter Maydell | static const MemoryRegionOps omap_inth_mem_ops = { |
320 | 53bb614e | Peter Maydell | .read = omap_inth_read, |
321 | 53bb614e | Peter Maydell | .write = omap_inth_write, |
322 | 53bb614e | Peter Maydell | .endianness = DEVICE_NATIVE_ENDIAN, |
323 | 53bb614e | Peter Maydell | .valid = { |
324 | 53bb614e | Peter Maydell | .min_access_size = 4,
|
325 | 53bb614e | Peter Maydell | .max_access_size = 4,
|
326 | 53bb614e | Peter Maydell | }, |
327 | 7f132a21 | cmchao | }; |
328 | 7f132a21 | cmchao | |
329 | 0919ac78 | Peter Maydell | static void omap_inth_reset(DeviceState *dev) |
330 | 7f132a21 | cmchao | { |
331 | 0919ac78 | Peter Maydell | struct omap_intr_handler_s *s = FROM_SYSBUS(struct omap_intr_handler_s, |
332 | 0919ac78 | Peter Maydell | sysbus_from_qdev(dev)); |
333 | 7f132a21 | cmchao | int i;
|
334 | 7f132a21 | cmchao | |
335 | 7f132a21 | cmchao | for (i = 0; i < s->nbanks; ++i){ |
336 | 7f132a21 | cmchao | s->bank[i].irqs = 0x00000000;
|
337 | 7f132a21 | cmchao | s->bank[i].mask = 0xffffffff;
|
338 | 7f132a21 | cmchao | s->bank[i].sens_edge = 0x00000000;
|
339 | 7f132a21 | cmchao | s->bank[i].fiq = 0x00000000;
|
340 | 7f132a21 | cmchao | s->bank[i].inputs = 0x00000000;
|
341 | 7f132a21 | cmchao | s->bank[i].swi = 0x00000000;
|
342 | 7f132a21 | cmchao | memset(s->bank[i].priority, 0, sizeof(s->bank[i].priority)); |
343 | 7f132a21 | cmchao | |
344 | 7f132a21 | cmchao | if (s->level_only)
|
345 | 7f132a21 | cmchao | s->bank[i].sens_edge = 0xffffffff;
|
346 | 7f132a21 | cmchao | } |
347 | 7f132a21 | cmchao | |
348 | 7f132a21 | cmchao | s->new_agr[0] = ~0; |
349 | 7f132a21 | cmchao | s->new_agr[1] = ~0; |
350 | 7f132a21 | cmchao | s->sir_intr[0] = 0; |
351 | 7f132a21 | cmchao | s->sir_intr[1] = 0; |
352 | 7f132a21 | cmchao | s->autoidle = 0;
|
353 | 7f132a21 | cmchao | s->mask = ~0;
|
354 | 7f132a21 | cmchao | |
355 | 7f132a21 | cmchao | qemu_set_irq(s->parent_intr[0], 0); |
356 | 7f132a21 | cmchao | qemu_set_irq(s->parent_intr[1], 0); |
357 | 7f132a21 | cmchao | } |
358 | 7f132a21 | cmchao | |
359 | 0919ac78 | Peter Maydell | static int omap_intc_init(SysBusDevice *dev) |
360 | 7f132a21 | cmchao | { |
361 | 0919ac78 | Peter Maydell | struct omap_intr_handler_s *s;
|
362 | 0919ac78 | Peter Maydell | s = FROM_SYSBUS(struct omap_intr_handler_s, dev);
|
363 | 0919ac78 | Peter Maydell | if (!s->iclk) {
|
364 | 0919ac78 | Peter Maydell | hw_error("omap-intc: clk not connected\n");
|
365 | 0919ac78 | Peter Maydell | } |
366 | 0919ac78 | Peter Maydell | s->nbanks = 1;
|
367 | 0919ac78 | Peter Maydell | sysbus_init_irq(dev, &s->parent_intr[0]);
|
368 | 0919ac78 | Peter Maydell | sysbus_init_irq(dev, &s->parent_intr[1]);
|
369 | 0919ac78 | Peter Maydell | qdev_init_gpio_in(&dev->qdev, omap_set_intr, s->nbanks * 32);
|
370 | 0919ac78 | Peter Maydell | memory_region_init_io(&s->mmio, &omap_inth_mem_ops, s, |
371 | 0919ac78 | Peter Maydell | "omap-intc", s->size);
|
372 | 0919ac78 | Peter Maydell | sysbus_init_mmio_region(dev, &s->mmio); |
373 | 0919ac78 | Peter Maydell | return 0; |
374 | 7f132a21 | cmchao | } |
375 | 7f132a21 | cmchao | |
376 | 0919ac78 | Peter Maydell | static SysBusDeviceInfo omap_intc_info = {
|
377 | 0919ac78 | Peter Maydell | .init = omap_intc_init, |
378 | 0919ac78 | Peter Maydell | .qdev.name = "omap-intc",
|
379 | 0919ac78 | Peter Maydell | .qdev.size = sizeof(struct omap_intr_handler_s), |
380 | 0919ac78 | Peter Maydell | .qdev.reset = omap_inth_reset, |
381 | 0919ac78 | Peter Maydell | .qdev.props = (Property[]) { |
382 | 0919ac78 | Peter Maydell | DEFINE_PROP_UINT32("size", struct omap_intr_handler_s, size, 0x100), |
383 | 0919ac78 | Peter Maydell | DEFINE_PROP_PTR("clk", struct omap_intr_handler_s, iclk), |
384 | 0919ac78 | Peter Maydell | DEFINE_PROP_END_OF_LIST() |
385 | 0919ac78 | Peter Maydell | } |
386 | 0919ac78 | Peter Maydell | }; |
387 | 0919ac78 | Peter Maydell | |
388 | 53bb614e | Peter Maydell | static uint64_t omap2_inth_read(void *opaque, target_phys_addr_t addr, |
389 | 53bb614e | Peter Maydell | unsigned size)
|
390 | 7f132a21 | cmchao | { |
391 | 7f132a21 | cmchao | struct omap_intr_handler_s *s = (struct omap_intr_handler_s *) opaque; |
392 | 7f132a21 | cmchao | int offset = addr;
|
393 | 7f132a21 | cmchao | int bank_no, line_no;
|
394 | 7f132a21 | cmchao | struct omap_intr_handler_bank_s *bank = NULL; |
395 | 7f132a21 | cmchao | |
396 | 7f132a21 | cmchao | if ((offset & 0xf80) == 0x80) { |
397 | 7f132a21 | cmchao | bank_no = (offset & 0x60) >> 5; |
398 | 7f132a21 | cmchao | if (bank_no < s->nbanks) {
|
399 | 7f132a21 | cmchao | offset &= ~0x60;
|
400 | 7f132a21 | cmchao | bank = &s->bank[bank_no]; |
401 | 7f132a21 | cmchao | } |
402 | 7f132a21 | cmchao | } |
403 | 7f132a21 | cmchao | |
404 | 7f132a21 | cmchao | switch (offset) {
|
405 | 7f132a21 | cmchao | case 0x00: /* INTC_REVISION */ |
406 | 0919ac78 | Peter Maydell | return s->revision;
|
407 | 7f132a21 | cmchao | |
408 | 7f132a21 | cmchao | case 0x10: /* INTC_SYSCONFIG */ |
409 | 7f132a21 | cmchao | return (s->autoidle >> 2) & 1; |
410 | 7f132a21 | cmchao | |
411 | 7f132a21 | cmchao | case 0x14: /* INTC_SYSSTATUS */ |
412 | 7f132a21 | cmchao | return 1; /* RESETDONE */ |
413 | 7f132a21 | cmchao | |
414 | 7f132a21 | cmchao | case 0x40: /* INTC_SIR_IRQ */ |
415 | 7f132a21 | cmchao | return s->sir_intr[0]; |
416 | 7f132a21 | cmchao | |
417 | 7f132a21 | cmchao | case 0x44: /* INTC_SIR_FIQ */ |
418 | 7f132a21 | cmchao | return s->sir_intr[1]; |
419 | 7f132a21 | cmchao | |
420 | 7f132a21 | cmchao | case 0x48: /* INTC_CONTROL */ |
421 | 7f132a21 | cmchao | return (!s->mask) << 2; /* GLOBALMASK */ |
422 | 7f132a21 | cmchao | |
423 | 7f132a21 | cmchao | case 0x4c: /* INTC_PROTECTION */ |
424 | 7f132a21 | cmchao | return 0; |
425 | 7f132a21 | cmchao | |
426 | 7f132a21 | cmchao | case 0x50: /* INTC_IDLE */ |
427 | 7f132a21 | cmchao | return s->autoidle & 3; |
428 | 7f132a21 | cmchao | |
429 | 7f132a21 | cmchao | /* Per-bank registers */
|
430 | 7f132a21 | cmchao | case 0x80: /* INTC_ITR */ |
431 | 7f132a21 | cmchao | return bank->inputs;
|
432 | 7f132a21 | cmchao | |
433 | 7f132a21 | cmchao | case 0x84: /* INTC_MIR */ |
434 | 7f132a21 | cmchao | return bank->mask;
|
435 | 7f132a21 | cmchao | |
436 | 7f132a21 | cmchao | case 0x88: /* INTC_MIR_CLEAR */ |
437 | 7f132a21 | cmchao | case 0x8c: /* INTC_MIR_SET */ |
438 | 7f132a21 | cmchao | return 0; |
439 | 7f132a21 | cmchao | |
440 | 7f132a21 | cmchao | case 0x90: /* INTC_ISR_SET */ |
441 | 7f132a21 | cmchao | return bank->swi;
|
442 | 7f132a21 | cmchao | |
443 | 7f132a21 | cmchao | case 0x94: /* INTC_ISR_CLEAR */ |
444 | 7f132a21 | cmchao | return 0; |
445 | 7f132a21 | cmchao | |
446 | 7f132a21 | cmchao | case 0x98: /* INTC_PENDING_IRQ */ |
447 | 7f132a21 | cmchao | return bank->irqs & ~bank->mask & ~bank->fiq;
|
448 | 7f132a21 | cmchao | |
449 | 7f132a21 | cmchao | case 0x9c: /* INTC_PENDING_FIQ */ |
450 | 7f132a21 | cmchao | return bank->irqs & ~bank->mask & bank->fiq;
|
451 | 7f132a21 | cmchao | |
452 | 7f132a21 | cmchao | /* Per-line registers */
|
453 | 7f132a21 | cmchao | case 0x100 ... 0x300: /* INTC_ILR */ |
454 | 7f132a21 | cmchao | bank_no = (offset - 0x100) >> 7; |
455 | 7f132a21 | cmchao | if (bank_no > s->nbanks)
|
456 | 7f132a21 | cmchao | break;
|
457 | 7f132a21 | cmchao | bank = &s->bank[bank_no]; |
458 | 7f132a21 | cmchao | line_no = (offset & 0x7f) >> 2; |
459 | 7f132a21 | cmchao | return (bank->priority[line_no] << 2) | |
460 | 7f132a21 | cmchao | ((bank->fiq >> line_no) & 1);
|
461 | 7f132a21 | cmchao | } |
462 | 7f132a21 | cmchao | OMAP_BAD_REG(addr); |
463 | 7f132a21 | cmchao | return 0; |
464 | 7f132a21 | cmchao | } |
465 | 7f132a21 | cmchao | |
466 | 7f132a21 | cmchao | static void omap2_inth_write(void *opaque, target_phys_addr_t addr, |
467 | 53bb614e | Peter Maydell | uint64_t value, unsigned size)
|
468 | 7f132a21 | cmchao | { |
469 | 7f132a21 | cmchao | struct omap_intr_handler_s *s = (struct omap_intr_handler_s *) opaque; |
470 | 7f132a21 | cmchao | int offset = addr;
|
471 | 7f132a21 | cmchao | int bank_no, line_no;
|
472 | 7f132a21 | cmchao | struct omap_intr_handler_bank_s *bank = NULL; |
473 | 7f132a21 | cmchao | |
474 | 7f132a21 | cmchao | if ((offset & 0xf80) == 0x80) { |
475 | 7f132a21 | cmchao | bank_no = (offset & 0x60) >> 5; |
476 | 7f132a21 | cmchao | if (bank_no < s->nbanks) {
|
477 | 7f132a21 | cmchao | offset &= ~0x60;
|
478 | 7f132a21 | cmchao | bank = &s->bank[bank_no]; |
479 | 7f132a21 | cmchao | } |
480 | 7f132a21 | cmchao | } |
481 | 7f132a21 | cmchao | |
482 | 7f132a21 | cmchao | switch (offset) {
|
483 | 7f132a21 | cmchao | case 0x10: /* INTC_SYSCONFIG */ |
484 | 7f132a21 | cmchao | s->autoidle &= 4;
|
485 | 7f132a21 | cmchao | s->autoidle |= (value & 1) << 2; |
486 | 7f132a21 | cmchao | if (value & 2) /* SOFTRESET */ |
487 | 0919ac78 | Peter Maydell | omap_inth_reset(&s->busdev.qdev); |
488 | 7f132a21 | cmchao | return;
|
489 | 7f132a21 | cmchao | |
490 | 7f132a21 | cmchao | case 0x48: /* INTC_CONTROL */ |
491 | 7f132a21 | cmchao | s->mask = (value & 4) ? 0 : ~0; /* GLOBALMASK */ |
492 | 7f132a21 | cmchao | if (value & 2) { /* NEWFIQAGR */ |
493 | 7f132a21 | cmchao | qemu_set_irq(s->parent_intr[1], 0); |
494 | 7f132a21 | cmchao | s->new_agr[1] = ~0; |
495 | 7f132a21 | cmchao | omap_inth_update(s, 1);
|
496 | 7f132a21 | cmchao | } |
497 | 7f132a21 | cmchao | if (value & 1) { /* NEWIRQAGR */ |
498 | 7f132a21 | cmchao | qemu_set_irq(s->parent_intr[0], 0); |
499 | 7f132a21 | cmchao | s->new_agr[0] = ~0; |
500 | 7f132a21 | cmchao | omap_inth_update(s, 0);
|
501 | 7f132a21 | cmchao | } |
502 | 7f132a21 | cmchao | return;
|
503 | 7f132a21 | cmchao | |
504 | 7f132a21 | cmchao | case 0x4c: /* INTC_PROTECTION */ |
505 | 7f132a21 | cmchao | /* TODO: Make a bitmap (or sizeof(char)map) of access privileges
|
506 | 7f132a21 | cmchao | * for every register, see Chapter 3 and 4 for privileged mode. */
|
507 | 7f132a21 | cmchao | if (value & 1) |
508 | 7f132a21 | cmchao | fprintf(stderr, "%s: protection mode enable attempt\n",
|
509 | 7f132a21 | cmchao | __FUNCTION__); |
510 | 7f132a21 | cmchao | return;
|
511 | 7f132a21 | cmchao | |
512 | 7f132a21 | cmchao | case 0x50: /* INTC_IDLE */ |
513 | 7f132a21 | cmchao | s->autoidle &= ~3;
|
514 | 7f132a21 | cmchao | s->autoidle |= value & 3;
|
515 | 7f132a21 | cmchao | return;
|
516 | 7f132a21 | cmchao | |
517 | 7f132a21 | cmchao | /* Per-bank registers */
|
518 | 7f132a21 | cmchao | case 0x84: /* INTC_MIR */ |
519 | 7f132a21 | cmchao | bank->mask = value; |
520 | 7f132a21 | cmchao | omap_inth_update(s, 0);
|
521 | 7f132a21 | cmchao | omap_inth_update(s, 1);
|
522 | 7f132a21 | cmchao | return;
|
523 | 7f132a21 | cmchao | |
524 | 7f132a21 | cmchao | case 0x88: /* INTC_MIR_CLEAR */ |
525 | 7f132a21 | cmchao | bank->mask &= ~value; |
526 | 7f132a21 | cmchao | omap_inth_update(s, 0);
|
527 | 7f132a21 | cmchao | omap_inth_update(s, 1);
|
528 | 7f132a21 | cmchao | return;
|
529 | 7f132a21 | cmchao | |
530 | 7f132a21 | cmchao | case 0x8c: /* INTC_MIR_SET */ |
531 | 7f132a21 | cmchao | bank->mask |= value; |
532 | 7f132a21 | cmchao | return;
|
533 | 7f132a21 | cmchao | |
534 | 7f132a21 | cmchao | case 0x90: /* INTC_ISR_SET */ |
535 | 7f132a21 | cmchao | bank->irqs |= bank->swi |= value; |
536 | 7f132a21 | cmchao | omap_inth_update(s, 0);
|
537 | 7f132a21 | cmchao | omap_inth_update(s, 1);
|
538 | 7f132a21 | cmchao | return;
|
539 | 7f132a21 | cmchao | |
540 | 7f132a21 | cmchao | case 0x94: /* INTC_ISR_CLEAR */ |
541 | 7f132a21 | cmchao | bank->swi &= ~value; |
542 | 7f132a21 | cmchao | bank->irqs = bank->swi & bank->inputs; |
543 | 7f132a21 | cmchao | return;
|
544 | 7f132a21 | cmchao | |
545 | 7f132a21 | cmchao | /* Per-line registers */
|
546 | 7f132a21 | cmchao | case 0x100 ... 0x300: /* INTC_ILR */ |
547 | 7f132a21 | cmchao | bank_no = (offset - 0x100) >> 7; |
548 | 7f132a21 | cmchao | if (bank_no > s->nbanks)
|
549 | 7f132a21 | cmchao | break;
|
550 | 7f132a21 | cmchao | bank = &s->bank[bank_no]; |
551 | 7f132a21 | cmchao | line_no = (offset & 0x7f) >> 2; |
552 | 7f132a21 | cmchao | bank->priority[line_no] = (value >> 2) & 0x3f; |
553 | 7f132a21 | cmchao | bank->fiq &= ~(1 << line_no);
|
554 | 7f132a21 | cmchao | bank->fiq |= (value & 1) << line_no;
|
555 | 7f132a21 | cmchao | return;
|
556 | 7f132a21 | cmchao | |
557 | 7f132a21 | cmchao | case 0x00: /* INTC_REVISION */ |
558 | 7f132a21 | cmchao | case 0x14: /* INTC_SYSSTATUS */ |
559 | 7f132a21 | cmchao | case 0x40: /* INTC_SIR_IRQ */ |
560 | 7f132a21 | cmchao | case 0x44: /* INTC_SIR_FIQ */ |
561 | 7f132a21 | cmchao | case 0x80: /* INTC_ITR */ |
562 | 7f132a21 | cmchao | case 0x98: /* INTC_PENDING_IRQ */ |
563 | 7f132a21 | cmchao | case 0x9c: /* INTC_PENDING_FIQ */ |
564 | 7f132a21 | cmchao | OMAP_RO_REG(addr); |
565 | 7f132a21 | cmchao | return;
|
566 | 7f132a21 | cmchao | } |
567 | 7f132a21 | cmchao | OMAP_BAD_REG(addr); |
568 | 7f132a21 | cmchao | } |
569 | 7f132a21 | cmchao | |
570 | 53bb614e | Peter Maydell | static const MemoryRegionOps omap2_inth_mem_ops = { |
571 | 53bb614e | Peter Maydell | .read = omap2_inth_read, |
572 | 53bb614e | Peter Maydell | .write = omap2_inth_write, |
573 | 53bb614e | Peter Maydell | .endianness = DEVICE_NATIVE_ENDIAN, |
574 | 53bb614e | Peter Maydell | .valid = { |
575 | 53bb614e | Peter Maydell | .min_access_size = 4,
|
576 | 53bb614e | Peter Maydell | .max_access_size = 4,
|
577 | 53bb614e | Peter Maydell | }, |
578 | 7f132a21 | cmchao | }; |
579 | 7f132a21 | cmchao | |
580 | 0919ac78 | Peter Maydell | static int omap2_intc_init(SysBusDevice *dev) |
581 | 7f132a21 | cmchao | { |
582 | 0919ac78 | Peter Maydell | struct omap_intr_handler_s *s;
|
583 | 0919ac78 | Peter Maydell | s = FROM_SYSBUS(struct omap_intr_handler_s, dev);
|
584 | 0919ac78 | Peter Maydell | if (!s->iclk) {
|
585 | 0919ac78 | Peter Maydell | hw_error("omap2-intc: iclk not connected\n");
|
586 | 0919ac78 | Peter Maydell | } |
587 | 0919ac78 | Peter Maydell | if (!s->fclk) {
|
588 | 0919ac78 | Peter Maydell | hw_error("omap2-intc: fclk not connected\n");
|
589 | 0919ac78 | Peter Maydell | } |
590 | 7f132a21 | cmchao | s->level_only = 1;
|
591 | 0919ac78 | Peter Maydell | s->nbanks = 3;
|
592 | 0919ac78 | Peter Maydell | sysbus_init_irq(dev, &s->parent_intr[0]);
|
593 | 0919ac78 | Peter Maydell | sysbus_init_irq(dev, &s->parent_intr[1]);
|
594 | 0919ac78 | Peter Maydell | qdev_init_gpio_in(&dev->qdev, omap_set_intr_noedge, s->nbanks * 32);
|
595 | 0919ac78 | Peter Maydell | memory_region_init_io(&s->mmio, &omap2_inth_mem_ops, s, |
596 | 0919ac78 | Peter Maydell | "omap2-intc", 0x1000); |
597 | 0919ac78 | Peter Maydell | sysbus_init_mmio_region(dev, &s->mmio); |
598 | 0919ac78 | Peter Maydell | return 0; |
599 | 0919ac78 | Peter Maydell | } |
600 | 7f132a21 | cmchao | |
601 | 0919ac78 | Peter Maydell | static SysBusDeviceInfo omap2_intc_info = {
|
602 | 0919ac78 | Peter Maydell | .init = omap2_intc_init, |
603 | 0919ac78 | Peter Maydell | .qdev.name = "omap2-intc",
|
604 | 0919ac78 | Peter Maydell | .qdev.size = sizeof(struct omap_intr_handler_s), |
605 | 0919ac78 | Peter Maydell | .qdev.reset = omap_inth_reset, |
606 | 0919ac78 | Peter Maydell | .qdev.props = (Property[]) { |
607 | 0919ac78 | Peter Maydell | DEFINE_PROP_UINT8("revision", struct omap_intr_handler_s, |
608 | 0919ac78 | Peter Maydell | revision, 0x21),
|
609 | 0919ac78 | Peter Maydell | DEFINE_PROP_PTR("iclk", struct omap_intr_handler_s, iclk), |
610 | 0919ac78 | Peter Maydell | DEFINE_PROP_PTR("fclk", struct omap_intr_handler_s, fclk), |
611 | 0919ac78 | Peter Maydell | DEFINE_PROP_END_OF_LIST() |
612 | 0919ac78 | Peter Maydell | } |
613 | 0919ac78 | Peter Maydell | }; |
614 | 7f132a21 | cmchao | |
615 | 0919ac78 | Peter Maydell | static void omap_intc_register_device(void) |
616 | 0919ac78 | Peter Maydell | { |
617 | 0919ac78 | Peter Maydell | sysbus_register_withprop(&omap_intc_info); |
618 | 0919ac78 | Peter Maydell | sysbus_register_withprop(&omap2_intc_info); |
619 | 7f132a21 | cmchao | } |
620 | 0919ac78 | Peter Maydell | |
621 | 0919ac78 | Peter Maydell | device_init(omap_intc_register_device) |