root / hw / pl190.c @ 0b8b716d
History | View | Annotate | Download (7.4 kB)
1 | 5fafdf24 | ths | /*
|
---|---|---|---|
2 | cdbdb648 | pbrook | * Arm PrimeCell PL190 Vector Interrupt Controller
|
3 | cdbdb648 | pbrook | *
|
4 | cdbdb648 | pbrook | * Copyright (c) 2006 CodeSourcery.
|
5 | cdbdb648 | pbrook | * Written by Paul Brook
|
6 | cdbdb648 | pbrook | *
|
7 | cdbdb648 | pbrook | * This code is licenced under the GPL.
|
8 | cdbdb648 | pbrook | */
|
9 | cdbdb648 | pbrook | |
10 | 97aff481 | Paul Brook | #include "sysbus.h" |
11 | cdbdb648 | pbrook | |
12 | cdbdb648 | pbrook | /* The number of virtual priority levels. 16 user vectors plus the
|
13 | cdbdb648 | pbrook | unvectored IRQ. Chained interrupts would require an additional level
|
14 | cdbdb648 | pbrook | if implemented. */
|
15 | cdbdb648 | pbrook | |
16 | cdbdb648 | pbrook | #define PL190_NUM_PRIO 17 |
17 | cdbdb648 | pbrook | |
18 | cdbdb648 | pbrook | typedef struct { |
19 | 97aff481 | Paul Brook | SysBusDevice busdev; |
20 | cdbdb648 | pbrook | uint32_t level; |
21 | cdbdb648 | pbrook | uint32_t soft_level; |
22 | cdbdb648 | pbrook | uint32_t irq_enable; |
23 | cdbdb648 | pbrook | uint32_t fiq_select; |
24 | cdbdb648 | pbrook | uint8_t vect_control[16];
|
25 | cdbdb648 | pbrook | uint32_t vect_addr[PL190_NUM_PRIO]; |
26 | cdbdb648 | pbrook | /* Mask containing interrupts with higher priority than this one. */
|
27 | cdbdb648 | pbrook | uint32_t prio_mask[PL190_NUM_PRIO + 1];
|
28 | cdbdb648 | pbrook | int protected;
|
29 | cdbdb648 | pbrook | /* Current priority level. */
|
30 | cdbdb648 | pbrook | int priority;
|
31 | cdbdb648 | pbrook | int prev_prio[PL190_NUM_PRIO];
|
32 | d537cf6c | pbrook | qemu_irq irq; |
33 | d537cf6c | pbrook | qemu_irq fiq; |
34 | cdbdb648 | pbrook | } pl190_state; |
35 | cdbdb648 | pbrook | |
36 | cdbdb648 | pbrook | static const unsigned char pl190_id[] = |
37 | cdbdb648 | pbrook | { 0x90, 0x11, 0x04, 0x00, 0x0D, 0xf0, 0x05, 0xb1 }; |
38 | cdbdb648 | pbrook | |
39 | cdbdb648 | pbrook | static inline uint32_t pl190_irq_level(pl190_state *s) |
40 | cdbdb648 | pbrook | { |
41 | cdbdb648 | pbrook | return (s->level | s->soft_level) & s->irq_enable & ~s->fiq_select;
|
42 | cdbdb648 | pbrook | } |
43 | cdbdb648 | pbrook | |
44 | cdbdb648 | pbrook | /* Update interrupts. */
|
45 | cdbdb648 | pbrook | static void pl190_update(pl190_state *s) |
46 | cdbdb648 | pbrook | { |
47 | cdbdb648 | pbrook | uint32_t level = pl190_irq_level(s); |
48 | cdbdb648 | pbrook | int set;
|
49 | cdbdb648 | pbrook | |
50 | cdbdb648 | pbrook | set = (level & s->prio_mask[s->priority]) != 0;
|
51 | d537cf6c | pbrook | qemu_set_irq(s->irq, set); |
52 | cdbdb648 | pbrook | set = ((s->level | s->soft_level) & s->fiq_select) != 0;
|
53 | d537cf6c | pbrook | qemu_set_irq(s->fiq, set); |
54 | cdbdb648 | pbrook | } |
55 | cdbdb648 | pbrook | |
56 | cdbdb648 | pbrook | static void pl190_set_irq(void *opaque, int irq, int level) |
57 | cdbdb648 | pbrook | { |
58 | cdbdb648 | pbrook | pl190_state *s = (pl190_state *)opaque; |
59 | cdbdb648 | pbrook | |
60 | cdbdb648 | pbrook | if (level)
|
61 | cdbdb648 | pbrook | s->level |= 1u << irq;
|
62 | cdbdb648 | pbrook | else
|
63 | cdbdb648 | pbrook | s->level &= ~(1u << irq);
|
64 | cdbdb648 | pbrook | pl190_update(s); |
65 | cdbdb648 | pbrook | } |
66 | cdbdb648 | pbrook | |
67 | cdbdb648 | pbrook | static void pl190_update_vectors(pl190_state *s) |
68 | cdbdb648 | pbrook | { |
69 | cdbdb648 | pbrook | uint32_t mask; |
70 | cdbdb648 | pbrook | int i;
|
71 | cdbdb648 | pbrook | int n;
|
72 | cdbdb648 | pbrook | |
73 | cdbdb648 | pbrook | mask = 0;
|
74 | cdbdb648 | pbrook | for (i = 0; i < 16; i++) |
75 | cdbdb648 | pbrook | { |
76 | cdbdb648 | pbrook | s->prio_mask[i] = mask; |
77 | cdbdb648 | pbrook | if (s->vect_control[i] & 0x20) |
78 | cdbdb648 | pbrook | { |
79 | cdbdb648 | pbrook | n = s->vect_control[i] & 0x1f;
|
80 | cdbdb648 | pbrook | mask |= 1 << n;
|
81 | cdbdb648 | pbrook | } |
82 | cdbdb648 | pbrook | } |
83 | cdbdb648 | pbrook | s->prio_mask[16] = mask;
|
84 | cdbdb648 | pbrook | pl190_update(s); |
85 | cdbdb648 | pbrook | } |
86 | cdbdb648 | pbrook | |
87 | c227f099 | Anthony Liguori | static uint32_t pl190_read(void *opaque, target_phys_addr_t offset) |
88 | cdbdb648 | pbrook | { |
89 | cdbdb648 | pbrook | pl190_state *s = (pl190_state *)opaque; |
90 | cdbdb648 | pbrook | int i;
|
91 | cdbdb648 | pbrook | |
92 | cdbdb648 | pbrook | if (offset >= 0xfe0 && offset < 0x1000) { |
93 | cdbdb648 | pbrook | return pl190_id[(offset - 0xfe0) >> 2]; |
94 | cdbdb648 | pbrook | } |
95 | cdbdb648 | pbrook | if (offset >= 0x100 && offset < 0x140) { |
96 | cdbdb648 | pbrook | return s->vect_addr[(offset - 0x100) >> 2]; |
97 | cdbdb648 | pbrook | } |
98 | cdbdb648 | pbrook | if (offset >= 0x200 && offset < 0x240) { |
99 | cdbdb648 | pbrook | return s->vect_control[(offset - 0x200) >> 2]; |
100 | cdbdb648 | pbrook | } |
101 | cdbdb648 | pbrook | switch (offset >> 2) { |
102 | cdbdb648 | pbrook | case 0: /* IRQSTATUS */ |
103 | cdbdb648 | pbrook | return pl190_irq_level(s);
|
104 | cdbdb648 | pbrook | case 1: /* FIQSATUS */ |
105 | cdbdb648 | pbrook | return (s->level | s->soft_level) & s->fiq_select;
|
106 | cdbdb648 | pbrook | case 2: /* RAWINTR */ |
107 | cdbdb648 | pbrook | return s->level | s->soft_level;
|
108 | cdbdb648 | pbrook | case 3: /* INTSELECT */ |
109 | cdbdb648 | pbrook | return s->fiq_select;
|
110 | cdbdb648 | pbrook | case 4: /* INTENABLE */ |
111 | cdbdb648 | pbrook | return s->irq_enable;
|
112 | cdbdb648 | pbrook | case 6: /* SOFTINT */ |
113 | cdbdb648 | pbrook | return s->soft_level;
|
114 | cdbdb648 | pbrook | case 8: /* PROTECTION */ |
115 | cdbdb648 | pbrook | return s->protected;
|
116 | cdbdb648 | pbrook | case 12: /* VECTADDR */ |
117 | cdbdb648 | pbrook | /* Read vector address at the start of an ISR. Increases the
|
118 | cdbdb648 | pbrook | current priority level to that of the current interrupt. */
|
119 | cdbdb648 | pbrook | for (i = 0; i < s->priority; i++) |
120 | cdbdb648 | pbrook | { |
121 | cdbdb648 | pbrook | if ((s->level | s->soft_level) & s->prio_mask[i])
|
122 | cdbdb648 | pbrook | break;
|
123 | cdbdb648 | pbrook | } |
124 | cdbdb648 | pbrook | /* Reading this value with no pending interrupts is undefined.
|
125 | cdbdb648 | pbrook | We return the default address. */
|
126 | cdbdb648 | pbrook | if (i == PL190_NUM_PRIO)
|
127 | cdbdb648 | pbrook | return s->vect_addr[16]; |
128 | cdbdb648 | pbrook | if (i < s->priority)
|
129 | cdbdb648 | pbrook | { |
130 | cdbdb648 | pbrook | s->prev_prio[i] = s->priority; |
131 | cdbdb648 | pbrook | s->priority = i; |
132 | cdbdb648 | pbrook | pl190_update(s); |
133 | cdbdb648 | pbrook | } |
134 | cdbdb648 | pbrook | return s->vect_addr[s->priority];
|
135 | cdbdb648 | pbrook | case 13: /* DEFVECTADDR */ |
136 | cdbdb648 | pbrook | return s->vect_addr[16]; |
137 | cdbdb648 | pbrook | default:
|
138 | 2ac71179 | Paul Brook | hw_error("pl190_read: Bad offset %x\n", (int)offset); |
139 | cdbdb648 | pbrook | return 0; |
140 | cdbdb648 | pbrook | } |
141 | cdbdb648 | pbrook | } |
142 | cdbdb648 | pbrook | |
143 | c227f099 | Anthony Liguori | static void pl190_write(void *opaque, target_phys_addr_t offset, uint32_t val) |
144 | cdbdb648 | pbrook | { |
145 | cdbdb648 | pbrook | pl190_state *s = (pl190_state *)opaque; |
146 | cdbdb648 | pbrook | |
147 | cdbdb648 | pbrook | if (offset >= 0x100 && offset < 0x140) { |
148 | cdbdb648 | pbrook | s->vect_addr[(offset - 0x100) >> 2] = val; |
149 | cdbdb648 | pbrook | pl190_update_vectors(s); |
150 | cdbdb648 | pbrook | return;
|
151 | cdbdb648 | pbrook | } |
152 | cdbdb648 | pbrook | if (offset >= 0x200 && offset < 0x240) { |
153 | cdbdb648 | pbrook | s->vect_control[(offset - 0x200) >> 2] = val; |
154 | cdbdb648 | pbrook | pl190_update_vectors(s); |
155 | cdbdb648 | pbrook | return;
|
156 | cdbdb648 | pbrook | } |
157 | cdbdb648 | pbrook | switch (offset >> 2) { |
158 | cdbdb648 | pbrook | case 0: /* SELECT */ |
159 | cdbdb648 | pbrook | /* This is a readonly register, but linux tries to write to it
|
160 | cdbdb648 | pbrook | anyway. Ignore the write. */
|
161 | cdbdb648 | pbrook | break;
|
162 | cdbdb648 | pbrook | case 3: /* INTSELECT */ |
163 | cdbdb648 | pbrook | s->fiq_select = val; |
164 | cdbdb648 | pbrook | break;
|
165 | cdbdb648 | pbrook | case 4: /* INTENABLE */ |
166 | cdbdb648 | pbrook | s->irq_enable |= val; |
167 | cdbdb648 | pbrook | break;
|
168 | cdbdb648 | pbrook | case 5: /* INTENCLEAR */ |
169 | cdbdb648 | pbrook | s->irq_enable &= ~val; |
170 | cdbdb648 | pbrook | break;
|
171 | cdbdb648 | pbrook | case 6: /* SOFTINT */ |
172 | cdbdb648 | pbrook | s->soft_level |= val; |
173 | cdbdb648 | pbrook | break;
|
174 | cdbdb648 | pbrook | case 7: /* SOFTINTCLEAR */ |
175 | cdbdb648 | pbrook | s->soft_level &= ~val; |
176 | cdbdb648 | pbrook | break;
|
177 | cdbdb648 | pbrook | case 8: /* PROTECTION */ |
178 | cdbdb648 | pbrook | /* TODO: Protection (supervisor only access) is not implemented. */
|
179 | cdbdb648 | pbrook | s->protected = val & 1;
|
180 | cdbdb648 | pbrook | break;
|
181 | cdbdb648 | pbrook | case 12: /* VECTADDR */ |
182 | cdbdb648 | pbrook | /* Restore the previous priority level. The value written is
|
183 | cdbdb648 | pbrook | ignored. */
|
184 | cdbdb648 | pbrook | if (s->priority < PL190_NUM_PRIO)
|
185 | cdbdb648 | pbrook | s->priority = s->prev_prio[s->priority]; |
186 | cdbdb648 | pbrook | break;
|
187 | cdbdb648 | pbrook | case 13: /* DEFVECTADDR */ |
188 | 730986e4 | Peter Maydell | s->vect_addr[16] = val;
|
189 | cdbdb648 | pbrook | break;
|
190 | cdbdb648 | pbrook | case 0xc0: /* ITCR */ |
191 | 2ac71179 | Paul Brook | if (val) {
|
192 | 2ac71179 | Paul Brook | hw_error("pl190: Test mode not implemented\n");
|
193 | 2ac71179 | Paul Brook | } |
194 | cdbdb648 | pbrook | break;
|
195 | cdbdb648 | pbrook | default:
|
196 | 2ac71179 | Paul Brook | hw_error("pl190_write: Bad offset %x\n", (int)offset); |
197 | cdbdb648 | pbrook | return;
|
198 | cdbdb648 | pbrook | } |
199 | cdbdb648 | pbrook | pl190_update(s); |
200 | cdbdb648 | pbrook | } |
201 | cdbdb648 | pbrook | |
202 | d60efc6b | Blue Swirl | static CPUReadMemoryFunc * const pl190_readfn[] = { |
203 | cdbdb648 | pbrook | pl190_read, |
204 | cdbdb648 | pbrook | pl190_read, |
205 | cdbdb648 | pbrook | pl190_read |
206 | cdbdb648 | pbrook | }; |
207 | cdbdb648 | pbrook | |
208 | d60efc6b | Blue Swirl | static CPUWriteMemoryFunc * const pl190_writefn[] = { |
209 | cdbdb648 | pbrook | pl190_write, |
210 | cdbdb648 | pbrook | pl190_write, |
211 | cdbdb648 | pbrook | pl190_write |
212 | cdbdb648 | pbrook | }; |
213 | cdbdb648 | pbrook | |
214 | ac49d750 | Peter Maydell | static void pl190_reset(DeviceState *d) |
215 | cdbdb648 | pbrook | { |
216 | ac49d750 | Peter Maydell | pl190_state *s = DO_UPCAST(pl190_state, busdev.qdev, d); |
217 | cdbdb648 | pbrook | int i;
|
218 | cdbdb648 | pbrook | |
219 | cdbdb648 | pbrook | for (i = 0; i < 16; i++) |
220 | cdbdb648 | pbrook | { |
221 | cdbdb648 | pbrook | s->vect_addr[i] = 0;
|
222 | cdbdb648 | pbrook | s->vect_control[i] = 0;
|
223 | cdbdb648 | pbrook | } |
224 | cdbdb648 | pbrook | s->vect_addr[16] = 0; |
225 | cdbdb648 | pbrook | s->prio_mask[17] = 0xffffffff; |
226 | cdbdb648 | pbrook | s->priority = PL190_NUM_PRIO; |
227 | cdbdb648 | pbrook | pl190_update_vectors(s); |
228 | cdbdb648 | pbrook | } |
229 | cdbdb648 | pbrook | |
230 | 81a322d4 | Gerd Hoffmann | static int pl190_init(SysBusDevice *dev) |
231 | cdbdb648 | pbrook | { |
232 | 97aff481 | Paul Brook | pl190_state *s = FROM_SYSBUS(pl190_state, dev); |
233 | cdbdb648 | pbrook | int iomemtype;
|
234 | cdbdb648 | pbrook | |
235 | 1eed09cb | Avi Kivity | iomemtype = cpu_register_io_memory(pl190_readfn, |
236 | 2507c12a | Alexander Graf | pl190_writefn, s, |
237 | 2507c12a | Alexander Graf | DEVICE_NATIVE_ENDIAN); |
238 | 97aff481 | Paul Brook | sysbus_init_mmio(dev, 0x1000, iomemtype);
|
239 | 067a3ddc | Paul Brook | qdev_init_gpio_in(&dev->qdev, pl190_set_irq, 32);
|
240 | 97aff481 | Paul Brook | sysbus_init_irq(dev, &s->irq); |
241 | 97aff481 | Paul Brook | sysbus_init_irq(dev, &s->fiq); |
242 | 81a322d4 | Gerd Hoffmann | return 0; |
243 | cdbdb648 | pbrook | } |
244 | 97aff481 | Paul Brook | |
245 | ac49d750 | Peter Maydell | static const VMStateDescription vmstate_pl190 = { |
246 | ac49d750 | Peter Maydell | .name = "pl190",
|
247 | ac49d750 | Peter Maydell | .version_id = 1,
|
248 | ac49d750 | Peter Maydell | .minimum_version_id = 1,
|
249 | ac49d750 | Peter Maydell | .fields = (VMStateField[]) { |
250 | ac49d750 | Peter Maydell | VMSTATE_UINT32(level, pl190_state), |
251 | ac49d750 | Peter Maydell | VMSTATE_UINT32(soft_level, pl190_state), |
252 | ac49d750 | Peter Maydell | VMSTATE_UINT32(irq_enable, pl190_state), |
253 | ac49d750 | Peter Maydell | VMSTATE_UINT32(fiq_select, pl190_state), |
254 | ac49d750 | Peter Maydell | VMSTATE_UINT8_ARRAY(vect_control, pl190_state, 16),
|
255 | ac49d750 | Peter Maydell | VMSTATE_UINT32_ARRAY(vect_addr, pl190_state, PL190_NUM_PRIO), |
256 | ac49d750 | Peter Maydell | VMSTATE_UINT32_ARRAY(prio_mask, pl190_state, PL190_NUM_PRIO+1),
|
257 | ac49d750 | Peter Maydell | VMSTATE_INT32(protected, pl190_state), |
258 | ac49d750 | Peter Maydell | VMSTATE_INT32(priority, pl190_state), |
259 | ac49d750 | Peter Maydell | VMSTATE_INT32_ARRAY(prev_prio, pl190_state, PL190_NUM_PRIO), |
260 | ac49d750 | Peter Maydell | VMSTATE_END_OF_LIST() |
261 | ac49d750 | Peter Maydell | } |
262 | ac49d750 | Peter Maydell | }; |
263 | ac49d750 | Peter Maydell | |
264 | ac49d750 | Peter Maydell | static SysBusDeviceInfo pl190_info = {
|
265 | ac49d750 | Peter Maydell | .init = pl190_init, |
266 | ac49d750 | Peter Maydell | .qdev.name = "pl190",
|
267 | ac49d750 | Peter Maydell | .qdev.size = sizeof(pl190_state),
|
268 | ac49d750 | Peter Maydell | .qdev.vmsd = &vmstate_pl190, |
269 | ac49d750 | Peter Maydell | .qdev.reset = pl190_reset, |
270 | ac49d750 | Peter Maydell | .qdev.no_user = 1,
|
271 | ac49d750 | Peter Maydell | }; |
272 | ac49d750 | Peter Maydell | |
273 | 97aff481 | Paul Brook | static void pl190_register_devices(void) |
274 | 97aff481 | Paul Brook | { |
275 | ac49d750 | Peter Maydell | sysbus_register_withprop(&pl190_info); |
276 | 97aff481 | Paul Brook | } |
277 | 97aff481 | Paul Brook | |
278 | 97aff481 | Paul Brook | device_init(pl190_register_devices) |