root / hw / unin_pci.c @ 0d78f544
History | View | Annotate | Download (8.9 kB)
1 |
/*
|
---|---|
2 |
* QEMU Uninorth PCI host (for all Mac99 and newer machines)
|
3 |
*
|
4 |
* Copyright (c) 2006 Fabrice Bellard
|
5 |
*
|
6 |
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 |
* of this software and associated documentation files (the "Software"), to deal
|
8 |
* in the Software without restriction, including without limitation the rights
|
9 |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 |
* copies of the Software, and to permit persons to whom the Software is
|
11 |
* furnished to do so, subject to the following conditions:
|
12 |
*
|
13 |
* The above copyright notice and this permission notice shall be included in
|
14 |
* all copies or substantial portions of the Software.
|
15 |
*
|
16 |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 |
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 |
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 |
* THE SOFTWARE.
|
23 |
*/
|
24 |
#include "vl.h" |
25 |
typedef target_phys_addr_t pci_addr_t;
|
26 |
#include "pci_host.h" |
27 |
|
28 |
typedef PCIHostState UNINState;
|
29 |
|
30 |
static void pci_unin_main_config_writel (void *opaque, target_phys_addr_t addr, |
31 |
uint32_t val) |
32 |
{ |
33 |
UNINState *s = opaque; |
34 |
int i;
|
35 |
|
36 |
#ifdef TARGET_WORDS_BIGENDIAN
|
37 |
val = bswap32(val); |
38 |
#endif
|
39 |
|
40 |
for (i = 11; i < 32; i++) { |
41 |
if ((val & (1 << i)) != 0) |
42 |
break;
|
43 |
} |
44 |
#if 0
|
45 |
s->config_reg = 0x80000000 | (1 << 16) | (val & 0x7FC) | (i << 11);
|
46 |
#else
|
47 |
s->config_reg = 0x80000000 | (0 << 16) | (val & 0x7FC) | (i << 11); |
48 |
#endif
|
49 |
} |
50 |
|
51 |
static uint32_t pci_unin_main_config_readl (void *opaque, |
52 |
target_phys_addr_t addr) |
53 |
{ |
54 |
UNINState *s = opaque; |
55 |
uint32_t val; |
56 |
int devfn;
|
57 |
|
58 |
devfn = (s->config_reg >> 8) & 0xFF; |
59 |
val = (1 << (devfn >> 3)) | ((devfn & 0x07) << 8) | (s->config_reg & 0xFC); |
60 |
#ifdef TARGET_WORDS_BIGENDIAN
|
61 |
val = bswap32(val); |
62 |
#endif
|
63 |
|
64 |
return val;
|
65 |
} |
66 |
|
67 |
static CPUWriteMemoryFunc *pci_unin_main_config_write[] = {
|
68 |
&pci_unin_main_config_writel, |
69 |
&pci_unin_main_config_writel, |
70 |
&pci_unin_main_config_writel, |
71 |
}; |
72 |
|
73 |
static CPUReadMemoryFunc *pci_unin_main_config_read[] = {
|
74 |
&pci_unin_main_config_readl, |
75 |
&pci_unin_main_config_readl, |
76 |
&pci_unin_main_config_readl, |
77 |
}; |
78 |
|
79 |
static CPUWriteMemoryFunc *pci_unin_main_write[] = {
|
80 |
&pci_host_data_writeb, |
81 |
&pci_host_data_writew, |
82 |
&pci_host_data_writel, |
83 |
}; |
84 |
|
85 |
static CPUReadMemoryFunc *pci_unin_main_read[] = {
|
86 |
&pci_host_data_readb, |
87 |
&pci_host_data_readw, |
88 |
&pci_host_data_readl, |
89 |
}; |
90 |
|
91 |
#if 0
|
92 |
|
93 |
static void pci_unin_config_writel (void *opaque, target_phys_addr_t addr,
|
94 |
uint32_t val)
|
95 |
{
|
96 |
UNINState *s = opaque;
|
97 |
|
98 |
#ifdef TARGET_WORDS_BIGENDIAN
|
99 |
val = bswap32(val);
|
100 |
#endif
|
101 |
s->config_reg = 0x80000000 | (val & ~0x00000001); |
102 |
} |
103 |
|
104 |
static uint32_t pci_unin_config_readl (void *opaque, |
105 |
target_phys_addr_t addr) |
106 |
{ |
107 |
UNINState *s = opaque; |
108 |
uint32_t val; |
109 |
|
110 |
val = (s->config_reg | 0x00000001) & ~0x80000000; |
111 |
#ifdef TARGET_WORDS_BIGENDIAN
|
112 |
val = bswap32(val); |
113 |
#endif
|
114 |
|
115 |
return val;
|
116 |
} |
117 |
|
118 |
static CPUWriteMemoryFunc *pci_unin_config_write[] = {
|
119 |
&pci_unin_config_writel, |
120 |
&pci_unin_config_writel, |
121 |
&pci_unin_config_writel, |
122 |
}; |
123 |
|
124 |
static CPUReadMemoryFunc *pci_unin_config_read[] = {
|
125 |
&pci_unin_config_readl, |
126 |
&pci_unin_config_readl, |
127 |
&pci_unin_config_readl, |
128 |
}; |
129 |
|
130 |
static CPUWriteMemoryFunc *pci_unin_write[] = {
|
131 |
&pci_host_pci_writeb, |
132 |
&pci_host_pci_writew, |
133 |
&pci_host_pci_writel, |
134 |
}; |
135 |
|
136 |
static CPUReadMemoryFunc *pci_unin_read[] = {
|
137 |
&pci_host_pci_readb, |
138 |
&pci_host_pci_readw, |
139 |
&pci_host_pci_readl, |
140 |
}; |
141 |
#endif
|
142 |
|
143 |
/* Don't know if this matches real hardware, but it agrees with OHW. */
|
144 |
static int pci_unin_map_irq(PCIDevice *pci_dev, int irq_num) |
145 |
{ |
146 |
return (irq_num + (pci_dev->devfn >> 3)) & 3; |
147 |
} |
148 |
|
149 |
static void pci_unin_set_irq(qemu_irq *pic, int irq_num, int level) |
150 |
{ |
151 |
qemu_set_irq(pic[irq_num + 8], level);
|
152 |
} |
153 |
|
154 |
PCIBus *pci_pmac_init(qemu_irq *pic) |
155 |
{ |
156 |
UNINState *s; |
157 |
PCIDevice *d; |
158 |
int pci_mem_config, pci_mem_data;
|
159 |
|
160 |
/* Use values found on a real PowerMac */
|
161 |
/* Uninorth main bus */
|
162 |
s = qemu_mallocz(sizeof(UNINState));
|
163 |
s->bus = pci_register_bus(pci_unin_set_irq, pci_unin_map_irq, |
164 |
pic, 11 << 3, 4); |
165 |
|
166 |
pci_mem_config = cpu_register_io_memory(0, pci_unin_main_config_read,
|
167 |
pci_unin_main_config_write, s); |
168 |
pci_mem_data = cpu_register_io_memory(0, pci_unin_main_read,
|
169 |
pci_unin_main_write, s); |
170 |
cpu_register_physical_memory(0xf2800000, 0x1000, pci_mem_config); |
171 |
cpu_register_physical_memory(0xf2c00000, 0x1000, pci_mem_data); |
172 |
d = pci_register_device(s->bus, "Uni-north main", sizeof(PCIDevice), |
173 |
11 << 3, NULL, NULL); |
174 |
d->config[0x00] = 0x6b; // vendor_id : Apple |
175 |
d->config[0x01] = 0x10; |
176 |
d->config[0x02] = 0x1F; // device_id |
177 |
d->config[0x03] = 0x00; |
178 |
d->config[0x08] = 0x00; // revision |
179 |
d->config[0x0A] = 0x00; // class_sub = pci host |
180 |
d->config[0x0B] = 0x06; // class_base = PCI_bridge |
181 |
d->config[0x0C] = 0x08; // cache_line_size |
182 |
d->config[0x0D] = 0x10; // latency_timer |
183 |
d->config[0x0E] = 0x00; // header_type |
184 |
d->config[0x34] = 0x00; // capabilities_pointer |
185 |
|
186 |
#if 0 // XXX: not activated as PPC BIOS doesn't handle multiple buses properly
|
187 |
/* pci-to-pci bridge */
|
188 |
d = pci_register_device("Uni-north bridge", sizeof(PCIDevice), 0, 13 << 3,
|
189 |
NULL, NULL);
|
190 |
d->config[0x00] = 0x11; // vendor_id : TI
|
191 |
d->config[0x01] = 0x10;
|
192 |
d->config[0x02] = 0x26; // device_id
|
193 |
d->config[0x03] = 0x00;
|
194 |
d->config[0x08] = 0x05; // revision
|
195 |
d->config[0x0A] = 0x04; // class_sub = pci2pci
|
196 |
d->config[0x0B] = 0x06; // class_base = PCI_bridge
|
197 |
d->config[0x0C] = 0x08; // cache_line_size
|
198 |
d->config[0x0D] = 0x20; // latency_timer
|
199 |
d->config[0x0E] = 0x01; // header_type
|
200 |
|
201 |
d->config[0x18] = 0x01; // primary_bus
|
202 |
d->config[0x19] = 0x02; // secondary_bus
|
203 |
d->config[0x1A] = 0x02; // subordinate_bus
|
204 |
d->config[0x1B] = 0x20; // secondary_latency_timer
|
205 |
d->config[0x1C] = 0x11; // io_base
|
206 |
d->config[0x1D] = 0x01; // io_limit
|
207 |
d->config[0x20] = 0x00; // memory_base
|
208 |
d->config[0x21] = 0x80;
|
209 |
d->config[0x22] = 0x00; // memory_limit
|
210 |
d->config[0x23] = 0x80;
|
211 |
d->config[0x24] = 0x01; // prefetchable_memory_base
|
212 |
d->config[0x25] = 0x80;
|
213 |
d->config[0x26] = 0xF1; // prefectchable_memory_limit
|
214 |
d->config[0x27] = 0x7F;
|
215 |
// d->config[0x34] = 0xdc // capabilities_pointer
|
216 |
#endif
|
217 |
#if 0 // XXX: not needed for now
|
218 |
/* Uninorth AGP bus */
|
219 |
s = &pci_bridge[1];
|
220 |
pci_mem_config = cpu_register_io_memory(0, pci_unin_config_read,
|
221 |
pci_unin_config_write, s);
|
222 |
pci_mem_data = cpu_register_io_memory(0, pci_unin_read,
|
223 |
pci_unin_write, s);
|
224 |
cpu_register_physical_memory(0xf0800000, 0x1000, pci_mem_config);
|
225 |
cpu_register_physical_memory(0xf0c00000, 0x1000, pci_mem_data);
|
226 |
|
227 |
d = pci_register_device("Uni-north AGP", sizeof(PCIDevice), 0, 11 << 3,
|
228 |
NULL, NULL);
|
229 |
d->config[0x00] = 0x6b; // vendor_id : Apple
|
230 |
d->config[0x01] = 0x10;
|
231 |
d->config[0x02] = 0x20; // device_id
|
232 |
d->config[0x03] = 0x00;
|
233 |
d->config[0x08] = 0x00; // revision
|
234 |
d->config[0x0A] = 0x00; // class_sub = pci host
|
235 |
d->config[0x0B] = 0x06; // class_base = PCI_bridge
|
236 |
d->config[0x0C] = 0x08; // cache_line_size
|
237 |
d->config[0x0D] = 0x10; // latency_timer
|
238 |
d->config[0x0E] = 0x00; // header_type
|
239 |
// d->config[0x34] = 0x80; // capabilities_pointer
|
240 |
#endif
|
241 |
|
242 |
#if 0 // XXX: not needed for now
|
243 |
/* Uninorth internal bus */
|
244 |
s = &pci_bridge[2];
|
245 |
pci_mem_config = cpu_register_io_memory(0, pci_unin_config_read,
|
246 |
pci_unin_config_write, s);
|
247 |
pci_mem_data = cpu_register_io_memory(0, pci_unin_read,
|
248 |
pci_unin_write, s);
|
249 |
cpu_register_physical_memory(0xf4800000, 0x1000, pci_mem_config);
|
250 |
cpu_register_physical_memory(0xf4c00000, 0x1000, pci_mem_data);
|
251 |
|
252 |
d = pci_register_device("Uni-north internal", sizeof(PCIDevice),
|
253 |
3, 11 << 3, NULL, NULL);
|
254 |
d->config[0x00] = 0x6b; // vendor_id : Apple
|
255 |
d->config[0x01] = 0x10;
|
256 |
d->config[0x02] = 0x1E; // device_id
|
257 |
d->config[0x03] = 0x00;
|
258 |
d->config[0x08] = 0x00; // revision
|
259 |
d->config[0x0A] = 0x00; // class_sub = pci host
|
260 |
d->config[0x0B] = 0x06; // class_base = PCI_bridge
|
261 |
d->config[0x0C] = 0x08; // cache_line_size
|
262 |
d->config[0x0D] = 0x10; // latency_timer
|
263 |
d->config[0x0E] = 0x00; // header_type
|
264 |
d->config[0x34] = 0x00; // capabilities_pointer
|
265 |
#endif
|
266 |
return s->bus;
|
267 |
} |
268 |
|