Statistics
| Branch: | Revision:

root / vl.h @ 0fc5c15a

History | View | Annotate | Download (35.2 kB)

1 fc01f7e7 bellard
/*
2 fc01f7e7 bellard
 * QEMU System Emulator header
3 fc01f7e7 bellard
 * 
4 fc01f7e7 bellard
 * Copyright (c) 2003 Fabrice Bellard
5 fc01f7e7 bellard
 * 
6 fc01f7e7 bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 fc01f7e7 bellard
 * of this software and associated documentation files (the "Software"), to deal
8 fc01f7e7 bellard
 * in the Software without restriction, including without limitation the rights
9 fc01f7e7 bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 fc01f7e7 bellard
 * copies of the Software, and to permit persons to whom the Software is
11 fc01f7e7 bellard
 * furnished to do so, subject to the following conditions:
12 fc01f7e7 bellard
 *
13 fc01f7e7 bellard
 * The above copyright notice and this permission notice shall be included in
14 fc01f7e7 bellard
 * all copies or substantial portions of the Software.
15 fc01f7e7 bellard
 *
16 fc01f7e7 bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 fc01f7e7 bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 fc01f7e7 bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 fc01f7e7 bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 fc01f7e7 bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 fc01f7e7 bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 fc01f7e7 bellard
 * THE SOFTWARE.
23 fc01f7e7 bellard
 */
24 fc01f7e7 bellard
#ifndef VL_H
25 fc01f7e7 bellard
#define VL_H
26 fc01f7e7 bellard
27 67b915a5 bellard
/* we put basic includes here to avoid repeating them in device drivers */
28 67b915a5 bellard
#include <stdlib.h>
29 67b915a5 bellard
#include <stdio.h>
30 67b915a5 bellard
#include <stdarg.h>
31 67b915a5 bellard
#include <string.h>
32 67b915a5 bellard
#include <inttypes.h>
33 85571bc7 bellard
#include <limits.h>
34 8a7ddc38 bellard
#include <time.h>
35 67b915a5 bellard
#include <ctype.h>
36 67b915a5 bellard
#include <errno.h>
37 67b915a5 bellard
#include <unistd.h>
38 67b915a5 bellard
#include <fcntl.h>
39 7d3505c5 bellard
#include <sys/stat.h>
40 fb065187 bellard
#include "audio/audio.h"
41 67b915a5 bellard
42 67b915a5 bellard
#ifndef O_LARGEFILE
43 67b915a5 bellard
#define O_LARGEFILE 0
44 67b915a5 bellard
#endif
45 40c3bac3 bellard
#ifndef O_BINARY
46 40c3bac3 bellard
#define O_BINARY 0
47 40c3bac3 bellard
#endif
48 67b915a5 bellard
49 67b915a5 bellard
#ifdef _WIN32
50 57d1a2b6 bellard
#define lseek _lseeki64
51 57d1a2b6 bellard
#define ENOTSUP 4096
52 57d1a2b6 bellard
/* XXX: find 64 bit version */
53 57d1a2b6 bellard
#define ftruncate chsize
54 57d1a2b6 bellard
55 57d1a2b6 bellard
static inline char *realpath(const char *path, char *resolved_path)
56 57d1a2b6 bellard
{
57 57d1a2b6 bellard
    _fullpath(resolved_path, path, _MAX_PATH);
58 57d1a2b6 bellard
    return resolved_path;
59 57d1a2b6 bellard
}
60 67b915a5 bellard
#endif
61 8a7ddc38 bellard
62 ea2384d3 bellard
#ifdef QEMU_TOOL
63 ea2384d3 bellard
64 ea2384d3 bellard
/* we use QEMU_TOOL in the command line tools which do not depend on
65 ea2384d3 bellard
   the target CPU type */
66 ea2384d3 bellard
#include "config-host.h"
67 ea2384d3 bellard
#include <setjmp.h>
68 ea2384d3 bellard
#include "osdep.h"
69 ea2384d3 bellard
#include "bswap.h"
70 ea2384d3 bellard
71 ea2384d3 bellard
#else
72 ea2384d3 bellard
73 16f62432 bellard
#include "cpu.h"
74 1fddef4b bellard
#include "gdbstub.h"
75 16f62432 bellard
76 ea2384d3 bellard
#endif /* !defined(QEMU_TOOL) */
77 ea2384d3 bellard
78 67b915a5 bellard
#ifndef glue
79 67b915a5 bellard
#define xglue(x, y) x ## y
80 67b915a5 bellard
#define glue(x, y) xglue(x, y)
81 67b915a5 bellard
#define stringify(s)        tostring(s)
82 67b915a5 bellard
#define tostring(s)        #s
83 67b915a5 bellard
#endif
84 67b915a5 bellard
85 24236869 bellard
#ifndef MIN
86 24236869 bellard
#define MIN(a, b) (((a) < (b)) ? (a) : (b))
87 24236869 bellard
#endif
88 24236869 bellard
#ifndef MAX
89 24236869 bellard
#define MAX(a, b) (((a) > (b)) ? (a) : (b))
90 24236869 bellard
#endif
91 24236869 bellard
92 33e3963e bellard
/* vl.c */
93 80cabfad bellard
uint64_t muldiv64(uint64_t a, uint32_t b, uint32_t c);
94 313aa567 bellard
95 80cabfad bellard
void hw_error(const char *fmt, ...);
96 80cabfad bellard
97 80cabfad bellard
extern const char *bios_dir;
98 80cabfad bellard
99 80cabfad bellard
void pstrcpy(char *buf, int buf_size, const char *str);
100 80cabfad bellard
char *pstrcat(char *buf, int buf_size, const char *s);
101 82c643ff bellard
int strstart(const char *str, const char *val, const char **ptr);
102 c4b1fcc0 bellard
103 8a7ddc38 bellard
extern int vm_running;
104 8a7ddc38 bellard
105 0bd48850 bellard
typedef struct vm_change_state_entry VMChangeStateEntry;
106 0bd48850 bellard
typedef void VMChangeStateHandler(void *opaque, int running);
107 8a7ddc38 bellard
typedef void VMStopHandler(void *opaque, int reason);
108 8a7ddc38 bellard
109 0bd48850 bellard
VMChangeStateEntry *qemu_add_vm_change_state_handler(VMChangeStateHandler *cb,
110 0bd48850 bellard
                                                     void *opaque);
111 0bd48850 bellard
void qemu_del_vm_change_state_handler(VMChangeStateEntry *e);
112 0bd48850 bellard
113 8a7ddc38 bellard
int qemu_add_vm_stop_handler(VMStopHandler *cb, void *opaque);
114 8a7ddc38 bellard
void qemu_del_vm_stop_handler(VMStopHandler *cb, void *opaque);
115 8a7ddc38 bellard
116 8a7ddc38 bellard
void vm_start(void);
117 8a7ddc38 bellard
void vm_stop(int reason);
118 8a7ddc38 bellard
119 bb0c6722 bellard
typedef void QEMUResetHandler(void *opaque);
120 bb0c6722 bellard
121 bb0c6722 bellard
void qemu_register_reset(QEMUResetHandler *func, void *opaque);
122 bb0c6722 bellard
void qemu_system_reset_request(void);
123 bb0c6722 bellard
void qemu_system_shutdown_request(void);
124 3475187d bellard
void qemu_system_powerdown_request(void);
125 3475187d bellard
#if !defined(TARGET_SPARC)
126 3475187d bellard
// Please implement a power failure function to signal the OS
127 3475187d bellard
#define qemu_system_powerdown() do{}while(0)
128 3475187d bellard
#else
129 3475187d bellard
void qemu_system_powerdown(void);
130 3475187d bellard
#endif
131 bb0c6722 bellard
132 ea2384d3 bellard
void main_loop_wait(int timeout);
133 ea2384d3 bellard
134 0ced6589 bellard
extern int ram_size;
135 0ced6589 bellard
extern int bios_size;
136 ee22c2f7 bellard
extern int rtc_utc;
137 1f04275e bellard
extern int cirrus_vga_enabled;
138 28b9b5af bellard
extern int graphic_width;
139 28b9b5af bellard
extern int graphic_height;
140 28b9b5af bellard
extern int graphic_depth;
141 3d11d0eb bellard
extern const char *keyboard_layout;
142 d993e026 bellard
extern int kqemu_allowed;
143 a09db21f bellard
extern int win2k_install_hack;
144 bb36d470 bellard
extern int usb_enabled;
145 6a00d601 bellard
extern int smp_cpus;
146 0ced6589 bellard
147 0ced6589 bellard
/* XXX: make it dynamic */
148 0ced6589 bellard
#if defined (TARGET_PPC)
149 d5295253 bellard
#define BIOS_SIZE ((512 + 32) * 1024)
150 6af0bf9c bellard
#elif defined(TARGET_MIPS)
151 6af0bf9c bellard
#define BIOS_SIZE (128 * 1024)
152 0ced6589 bellard
#else
153 7587cf44 bellard
#define BIOS_SIZE ((256 + 64) * 1024)
154 0ced6589 bellard
#endif
155 aaaa7df6 bellard
156 63066f4f bellard
/* keyboard/mouse support */
157 63066f4f bellard
158 63066f4f bellard
#define MOUSE_EVENT_LBUTTON 0x01
159 63066f4f bellard
#define MOUSE_EVENT_RBUTTON 0x02
160 63066f4f bellard
#define MOUSE_EVENT_MBUTTON 0x04
161 63066f4f bellard
162 63066f4f bellard
typedef void QEMUPutKBDEvent(void *opaque, int keycode);
163 63066f4f bellard
typedef void QEMUPutMouseEvent(void *opaque, int dx, int dy, int dz, int buttons_state);
164 63066f4f bellard
165 63066f4f bellard
void qemu_add_kbd_event_handler(QEMUPutKBDEvent *func, void *opaque);
166 09b26c5e bellard
void qemu_add_mouse_event_handler(QEMUPutMouseEvent *func, void *opaque, int absolute);
167 63066f4f bellard
168 63066f4f bellard
void kbd_put_keycode(int keycode);
169 63066f4f bellard
void kbd_mouse_event(int dx, int dy, int dz, int buttons_state);
170 09b26c5e bellard
int kbd_mouse_is_absolute(void);
171 63066f4f bellard
172 82c643ff bellard
/* keysym is a unicode code except for special keys (see QEMU_KEY_xxx
173 82c643ff bellard
   constants) */
174 82c643ff bellard
#define QEMU_KEY_ESC1(c) ((c) | 0xe100)
175 82c643ff bellard
#define QEMU_KEY_BACKSPACE  0x007f
176 82c643ff bellard
#define QEMU_KEY_UP         QEMU_KEY_ESC1('A')
177 82c643ff bellard
#define QEMU_KEY_DOWN       QEMU_KEY_ESC1('B')
178 82c643ff bellard
#define QEMU_KEY_RIGHT      QEMU_KEY_ESC1('C')
179 82c643ff bellard
#define QEMU_KEY_LEFT       QEMU_KEY_ESC1('D')
180 82c643ff bellard
#define QEMU_KEY_HOME       QEMU_KEY_ESC1(1)
181 82c643ff bellard
#define QEMU_KEY_END        QEMU_KEY_ESC1(4)
182 82c643ff bellard
#define QEMU_KEY_PAGEUP     QEMU_KEY_ESC1(5)
183 82c643ff bellard
#define QEMU_KEY_PAGEDOWN   QEMU_KEY_ESC1(6)
184 82c643ff bellard
#define QEMU_KEY_DELETE     QEMU_KEY_ESC1(3)
185 82c643ff bellard
186 82c643ff bellard
#define QEMU_KEY_CTRL_UP         0xe400
187 82c643ff bellard
#define QEMU_KEY_CTRL_DOWN       0xe401
188 82c643ff bellard
#define QEMU_KEY_CTRL_LEFT       0xe402
189 82c643ff bellard
#define QEMU_KEY_CTRL_RIGHT      0xe403
190 82c643ff bellard
#define QEMU_KEY_CTRL_HOME       0xe404
191 82c643ff bellard
#define QEMU_KEY_CTRL_END        0xe405
192 82c643ff bellard
#define QEMU_KEY_CTRL_PAGEUP     0xe406
193 82c643ff bellard
#define QEMU_KEY_CTRL_PAGEDOWN   0xe407
194 82c643ff bellard
195 82c643ff bellard
void kbd_put_keysym(int keysym);
196 82c643ff bellard
197 c20709aa bellard
/* async I/O support */
198 c20709aa bellard
199 c20709aa bellard
typedef void IOReadHandler(void *opaque, const uint8_t *buf, int size);
200 c20709aa bellard
typedef int IOCanRWHandler(void *opaque);
201 7c9d8e07 bellard
typedef void IOHandler(void *opaque);
202 c20709aa bellard
203 7c9d8e07 bellard
int qemu_set_fd_handler2(int fd, 
204 7c9d8e07 bellard
                         IOCanRWHandler *fd_read_poll, 
205 7c9d8e07 bellard
                         IOHandler *fd_read, 
206 7c9d8e07 bellard
                         IOHandler *fd_write, 
207 7c9d8e07 bellard
                         void *opaque);
208 7c9d8e07 bellard
int qemu_set_fd_handler(int fd,
209 7c9d8e07 bellard
                        IOHandler *fd_read, 
210 7c9d8e07 bellard
                        IOHandler *fd_write,
211 7c9d8e07 bellard
                        void *opaque);
212 c20709aa bellard
213 f331110f bellard
/* Polling handling */
214 f331110f bellard
215 f331110f bellard
/* return TRUE if no sleep should be done afterwards */
216 f331110f bellard
typedef int PollingFunc(void *opaque);
217 f331110f bellard
218 f331110f bellard
int qemu_add_polling_cb(PollingFunc *func, void *opaque);
219 f331110f bellard
void qemu_del_polling_cb(PollingFunc *func, void *opaque);
220 f331110f bellard
221 82c643ff bellard
/* character device */
222 82c643ff bellard
223 82c643ff bellard
#define CHR_EVENT_BREAK 0 /* serial break char */
224 ea2384d3 bellard
#define CHR_EVENT_FOCUS 1 /* focus to this terminal (modal input needed) */
225 82c643ff bellard
226 2122c51a bellard
227 2122c51a bellard
228 2122c51a bellard
#define CHR_IOCTL_SERIAL_SET_PARAMS   1
229 2122c51a bellard
typedef struct {
230 2122c51a bellard
    int speed;
231 2122c51a bellard
    int parity;
232 2122c51a bellard
    int data_bits;
233 2122c51a bellard
    int stop_bits;
234 2122c51a bellard
} QEMUSerialSetParams;
235 2122c51a bellard
236 2122c51a bellard
#define CHR_IOCTL_SERIAL_SET_BREAK    2
237 2122c51a bellard
238 2122c51a bellard
#define CHR_IOCTL_PP_READ_DATA        3
239 2122c51a bellard
#define CHR_IOCTL_PP_WRITE_DATA       4
240 2122c51a bellard
#define CHR_IOCTL_PP_READ_CONTROL     5
241 2122c51a bellard
#define CHR_IOCTL_PP_WRITE_CONTROL    6
242 2122c51a bellard
#define CHR_IOCTL_PP_READ_STATUS      7
243 2122c51a bellard
244 82c643ff bellard
typedef void IOEventHandler(void *opaque, int event);
245 82c643ff bellard
246 82c643ff bellard
typedef struct CharDriverState {
247 82c643ff bellard
    int (*chr_write)(struct CharDriverState *s, const uint8_t *buf, int len);
248 82c643ff bellard
    void (*chr_add_read_handler)(struct CharDriverState *s, 
249 82c643ff bellard
                                 IOCanRWHandler *fd_can_read, 
250 82c643ff bellard
                                 IOReadHandler *fd_read, void *opaque);
251 2122c51a bellard
    int (*chr_ioctl)(struct CharDriverState *s, int cmd, void *arg);
252 82c643ff bellard
    IOEventHandler *chr_event;
253 eb45f5fe bellard
    void (*chr_send_event)(struct CharDriverState *chr, int event);
254 f331110f bellard
    void (*chr_close)(struct CharDriverState *chr);
255 82c643ff bellard
    void *opaque;
256 82c643ff bellard
} CharDriverState;
257 82c643ff bellard
258 82c643ff bellard
void qemu_chr_printf(CharDriverState *s, const char *fmt, ...);
259 82c643ff bellard
int qemu_chr_write(CharDriverState *s, const uint8_t *buf, int len);
260 ea2384d3 bellard
void qemu_chr_send_event(CharDriverState *s, int event);
261 82c643ff bellard
void qemu_chr_add_read_handler(CharDriverState *s, 
262 82c643ff bellard
                               IOCanRWHandler *fd_can_read, 
263 82c643ff bellard
                               IOReadHandler *fd_read, void *opaque);
264 82c643ff bellard
void qemu_chr_add_event_handler(CharDriverState *s, IOEventHandler *chr_event);
265 2122c51a bellard
int qemu_chr_ioctl(CharDriverState *s, int cmd, void *arg);
266 f8d179e3 bellard
267 82c643ff bellard
/* consoles */
268 82c643ff bellard
269 82c643ff bellard
typedef struct DisplayState DisplayState;
270 82c643ff bellard
typedef struct TextConsole TextConsole;
271 82c643ff bellard
272 95219897 pbrook
typedef void (*vga_hw_update_ptr)(void *);
273 95219897 pbrook
typedef void (*vga_hw_invalidate_ptr)(void *);
274 95219897 pbrook
typedef void (*vga_hw_screen_dump_ptr)(void *, const char *);
275 95219897 pbrook
276 95219897 pbrook
TextConsole *graphic_console_init(DisplayState *ds, vga_hw_update_ptr update,
277 95219897 pbrook
                                  vga_hw_invalidate_ptr invalidate,
278 95219897 pbrook
                                  vga_hw_screen_dump_ptr screen_dump,
279 95219897 pbrook
                                  void *opaque);
280 95219897 pbrook
void vga_hw_update(void);
281 95219897 pbrook
void vga_hw_invalidate(void);
282 95219897 pbrook
void vga_hw_screen_dump(const char *filename);
283 95219897 pbrook
284 95219897 pbrook
int is_graphic_console(void);
285 82c643ff bellard
CharDriverState *text_console_init(DisplayState *ds);
286 82c643ff bellard
void console_select(unsigned int index);
287 82c643ff bellard
288 8d11df9e bellard
/* serial ports */
289 8d11df9e bellard
290 8d11df9e bellard
#define MAX_SERIAL_PORTS 4
291 8d11df9e bellard
292 8d11df9e bellard
extern CharDriverState *serial_hds[MAX_SERIAL_PORTS];
293 8d11df9e bellard
294 6508fe59 bellard
/* parallel ports */
295 6508fe59 bellard
296 6508fe59 bellard
#define MAX_PARALLEL_PORTS 3
297 6508fe59 bellard
298 6508fe59 bellard
extern CharDriverState *parallel_hds[MAX_PARALLEL_PORTS];
299 6508fe59 bellard
300 7c9d8e07 bellard
/* VLANs support */
301 7c9d8e07 bellard
302 7c9d8e07 bellard
typedef struct VLANClientState VLANClientState;
303 7c9d8e07 bellard
304 7c9d8e07 bellard
struct VLANClientState {
305 7c9d8e07 bellard
    IOReadHandler *fd_read;
306 d861b05e pbrook
    /* Packets may still be sent if this returns zero.  It's used to
307 d861b05e pbrook
       rate-limit the slirp code.  */
308 d861b05e pbrook
    IOCanRWHandler *fd_can_read;
309 7c9d8e07 bellard
    void *opaque;
310 7c9d8e07 bellard
    struct VLANClientState *next;
311 7c9d8e07 bellard
    struct VLANState *vlan;
312 7c9d8e07 bellard
    char info_str[256];
313 7c9d8e07 bellard
};
314 7c9d8e07 bellard
315 7c9d8e07 bellard
typedef struct VLANState {
316 7c9d8e07 bellard
    int id;
317 7c9d8e07 bellard
    VLANClientState *first_client;
318 7c9d8e07 bellard
    struct VLANState *next;
319 7c9d8e07 bellard
} VLANState;
320 7c9d8e07 bellard
321 7c9d8e07 bellard
VLANState *qemu_find_vlan(int id);
322 7c9d8e07 bellard
VLANClientState *qemu_new_vlan_client(VLANState *vlan,
323 d861b05e pbrook
                                      IOReadHandler *fd_read,
324 d861b05e pbrook
                                      IOCanRWHandler *fd_can_read,
325 d861b05e pbrook
                                      void *opaque);
326 d861b05e pbrook
int qemu_can_send_packet(VLANClientState *vc);
327 7c9d8e07 bellard
void qemu_send_packet(VLANClientState *vc, const uint8_t *buf, int size);
328 d861b05e pbrook
void qemu_handler_true(void *opaque);
329 7c9d8e07 bellard
330 7c9d8e07 bellard
void do_info_network(void);
331 7c9d8e07 bellard
332 7fb843f8 bellard
/* TAP win32 */
333 7fb843f8 bellard
int tap_win32_init(VLANState *vlan, const char *ifname);
334 7fb843f8 bellard
void tap_win32_poll(void);
335 7fb843f8 bellard
336 7c9d8e07 bellard
/* NIC info */
337 c4b1fcc0 bellard
338 c4b1fcc0 bellard
#define MAX_NICS 8
339 c4b1fcc0 bellard
340 7c9d8e07 bellard
typedef struct NICInfo {
341 c4b1fcc0 bellard
    uint8_t macaddr[6];
342 a41b2ff2 pbrook
    const char *model;
343 7c9d8e07 bellard
    VLANState *vlan;
344 7c9d8e07 bellard
} NICInfo;
345 c4b1fcc0 bellard
346 c4b1fcc0 bellard
extern int nb_nics;
347 7c9d8e07 bellard
extern NICInfo nd_table[MAX_NICS];
348 8a7ddc38 bellard
349 8a7ddc38 bellard
/* timers */
350 8a7ddc38 bellard
351 8a7ddc38 bellard
typedef struct QEMUClock QEMUClock;
352 8a7ddc38 bellard
typedef struct QEMUTimer QEMUTimer;
353 8a7ddc38 bellard
typedef void QEMUTimerCB(void *opaque);
354 8a7ddc38 bellard
355 8a7ddc38 bellard
/* The real time clock should be used only for stuff which does not
356 8a7ddc38 bellard
   change the virtual machine state, as it is run even if the virtual
357 69b91039 bellard
   machine is stopped. The real time clock has a frequency of 1000
358 8a7ddc38 bellard
   Hz. */
359 8a7ddc38 bellard
extern QEMUClock *rt_clock;
360 8a7ddc38 bellard
361 e80cfcfc bellard
/* The virtual clock is only run during the emulation. It is stopped
362 8a7ddc38 bellard
   when the virtual machine is stopped. Virtual timers use a high
363 8a7ddc38 bellard
   precision clock, usually cpu cycles (use ticks_per_sec). */
364 8a7ddc38 bellard
extern QEMUClock *vm_clock;
365 8a7ddc38 bellard
366 8a7ddc38 bellard
int64_t qemu_get_clock(QEMUClock *clock);
367 8a7ddc38 bellard
368 8a7ddc38 bellard
QEMUTimer *qemu_new_timer(QEMUClock *clock, QEMUTimerCB *cb, void *opaque);
369 8a7ddc38 bellard
void qemu_free_timer(QEMUTimer *ts);
370 8a7ddc38 bellard
void qemu_del_timer(QEMUTimer *ts);
371 8a7ddc38 bellard
void qemu_mod_timer(QEMUTimer *ts, int64_t expire_time);
372 8a7ddc38 bellard
int qemu_timer_pending(QEMUTimer *ts);
373 8a7ddc38 bellard
374 8a7ddc38 bellard
extern int64_t ticks_per_sec;
375 8a7ddc38 bellard
extern int pit_min_timer_count;
376 8a7ddc38 bellard
377 8a7ddc38 bellard
void cpu_enable_ticks(void);
378 8a7ddc38 bellard
void cpu_disable_ticks(void);
379 8a7ddc38 bellard
380 8a7ddc38 bellard
/* VM Load/Save */
381 8a7ddc38 bellard
382 8a7ddc38 bellard
typedef FILE QEMUFile;
383 8a7ddc38 bellard
384 8a7ddc38 bellard
void qemu_put_buffer(QEMUFile *f, const uint8_t *buf, int size);
385 8a7ddc38 bellard
void qemu_put_byte(QEMUFile *f, int v);
386 8a7ddc38 bellard
void qemu_put_be16(QEMUFile *f, unsigned int v);
387 8a7ddc38 bellard
void qemu_put_be32(QEMUFile *f, unsigned int v);
388 8a7ddc38 bellard
void qemu_put_be64(QEMUFile *f, uint64_t v);
389 8a7ddc38 bellard
int qemu_get_buffer(QEMUFile *f, uint8_t *buf, int size);
390 8a7ddc38 bellard
int qemu_get_byte(QEMUFile *f);
391 8a7ddc38 bellard
unsigned int qemu_get_be16(QEMUFile *f);
392 8a7ddc38 bellard
unsigned int qemu_get_be32(QEMUFile *f);
393 8a7ddc38 bellard
uint64_t qemu_get_be64(QEMUFile *f);
394 8a7ddc38 bellard
395 8a7ddc38 bellard
static inline void qemu_put_be64s(QEMUFile *f, const uint64_t *pv)
396 8a7ddc38 bellard
{
397 8a7ddc38 bellard
    qemu_put_be64(f, *pv);
398 8a7ddc38 bellard
}
399 8a7ddc38 bellard
400 8a7ddc38 bellard
static inline void qemu_put_be32s(QEMUFile *f, const uint32_t *pv)
401 8a7ddc38 bellard
{
402 8a7ddc38 bellard
    qemu_put_be32(f, *pv);
403 8a7ddc38 bellard
}
404 8a7ddc38 bellard
405 8a7ddc38 bellard
static inline void qemu_put_be16s(QEMUFile *f, const uint16_t *pv)
406 8a7ddc38 bellard
{
407 8a7ddc38 bellard
    qemu_put_be16(f, *pv);
408 8a7ddc38 bellard
}
409 8a7ddc38 bellard
410 8a7ddc38 bellard
static inline void qemu_put_8s(QEMUFile *f, const uint8_t *pv)
411 8a7ddc38 bellard
{
412 8a7ddc38 bellard
    qemu_put_byte(f, *pv);
413 8a7ddc38 bellard
}
414 8a7ddc38 bellard
415 8a7ddc38 bellard
static inline void qemu_get_be64s(QEMUFile *f, uint64_t *pv)
416 8a7ddc38 bellard
{
417 8a7ddc38 bellard
    *pv = qemu_get_be64(f);
418 8a7ddc38 bellard
}
419 8a7ddc38 bellard
420 8a7ddc38 bellard
static inline void qemu_get_be32s(QEMUFile *f, uint32_t *pv)
421 8a7ddc38 bellard
{
422 8a7ddc38 bellard
    *pv = qemu_get_be32(f);
423 8a7ddc38 bellard
}
424 8a7ddc38 bellard
425 8a7ddc38 bellard
static inline void qemu_get_be16s(QEMUFile *f, uint16_t *pv)
426 8a7ddc38 bellard
{
427 8a7ddc38 bellard
    *pv = qemu_get_be16(f);
428 8a7ddc38 bellard
}
429 8a7ddc38 bellard
430 8a7ddc38 bellard
static inline void qemu_get_8s(QEMUFile *f, uint8_t *pv)
431 8a7ddc38 bellard
{
432 8a7ddc38 bellard
    *pv = qemu_get_byte(f);
433 8a7ddc38 bellard
}
434 8a7ddc38 bellard
435 c27004ec bellard
#if TARGET_LONG_BITS == 64
436 c27004ec bellard
#define qemu_put_betl qemu_put_be64
437 c27004ec bellard
#define qemu_get_betl qemu_get_be64
438 c27004ec bellard
#define qemu_put_betls qemu_put_be64s
439 c27004ec bellard
#define qemu_get_betls qemu_get_be64s
440 c27004ec bellard
#else
441 c27004ec bellard
#define qemu_put_betl qemu_put_be32
442 c27004ec bellard
#define qemu_get_betl qemu_get_be32
443 c27004ec bellard
#define qemu_put_betls qemu_put_be32s
444 c27004ec bellard
#define qemu_get_betls qemu_get_be32s
445 c27004ec bellard
#endif
446 c27004ec bellard
447 8a7ddc38 bellard
int64_t qemu_ftell(QEMUFile *f);
448 8a7ddc38 bellard
int64_t qemu_fseek(QEMUFile *f, int64_t pos, int whence);
449 8a7ddc38 bellard
450 8a7ddc38 bellard
typedef void SaveStateHandler(QEMUFile *f, void *opaque);
451 8a7ddc38 bellard
typedef int LoadStateHandler(QEMUFile *f, void *opaque, int version_id);
452 8a7ddc38 bellard
453 8a7ddc38 bellard
int qemu_loadvm(const char *filename);
454 8a7ddc38 bellard
int qemu_savevm(const char *filename);
455 8a7ddc38 bellard
int register_savevm(const char *idstr, 
456 8a7ddc38 bellard
                    int instance_id, 
457 8a7ddc38 bellard
                    int version_id,
458 8a7ddc38 bellard
                    SaveStateHandler *save_state,
459 8a7ddc38 bellard
                    LoadStateHandler *load_state,
460 8a7ddc38 bellard
                    void *opaque);
461 8a7ddc38 bellard
void qemu_get_timer(QEMUFile *f, QEMUTimer *ts);
462 8a7ddc38 bellard
void qemu_put_timer(QEMUFile *f, QEMUTimer *ts);
463 c4b1fcc0 bellard
464 6a00d601 bellard
void cpu_save(QEMUFile *f, void *opaque);
465 6a00d601 bellard
int cpu_load(QEMUFile *f, void *opaque, int version_id);
466 6a00d601 bellard
467 fc01f7e7 bellard
/* block.c */
468 fc01f7e7 bellard
typedef struct BlockDriverState BlockDriverState;
469 ea2384d3 bellard
typedef struct BlockDriver BlockDriver;
470 ea2384d3 bellard
471 ea2384d3 bellard
extern BlockDriver bdrv_raw;
472 ea2384d3 bellard
extern BlockDriver bdrv_cow;
473 ea2384d3 bellard
extern BlockDriver bdrv_qcow;
474 ea2384d3 bellard
extern BlockDriver bdrv_vmdk;
475 3c56521b bellard
extern BlockDriver bdrv_cloop;
476 585d0ed9 bellard
extern BlockDriver bdrv_dmg;
477 a8753c34 bellard
extern BlockDriver bdrv_bochs;
478 6a0f9e82 bellard
extern BlockDriver bdrv_vpc;
479 de167e41 bellard
extern BlockDriver bdrv_vvfat;
480 ea2384d3 bellard
481 ea2384d3 bellard
void bdrv_init(void);
482 ea2384d3 bellard
BlockDriver *bdrv_find_format(const char *format_name);
483 ea2384d3 bellard
int bdrv_create(BlockDriver *drv, 
484 ea2384d3 bellard
                const char *filename, int64_t size_in_sectors,
485 ea2384d3 bellard
                const char *backing_file, int flags);
486 c4b1fcc0 bellard
BlockDriverState *bdrv_new(const char *device_name);
487 c4b1fcc0 bellard
void bdrv_delete(BlockDriverState *bs);
488 c4b1fcc0 bellard
int bdrv_open(BlockDriverState *bs, const char *filename, int snapshot);
489 ea2384d3 bellard
int bdrv_open2(BlockDriverState *bs, const char *filename, int snapshot,
490 ea2384d3 bellard
               BlockDriver *drv);
491 fc01f7e7 bellard
void bdrv_close(BlockDriverState *bs);
492 fc01f7e7 bellard
int bdrv_read(BlockDriverState *bs, int64_t sector_num, 
493 fc01f7e7 bellard
              uint8_t *buf, int nb_sectors);
494 fc01f7e7 bellard
int bdrv_write(BlockDriverState *bs, int64_t sector_num, 
495 fc01f7e7 bellard
               const uint8_t *buf, int nb_sectors);
496 fc01f7e7 bellard
void bdrv_get_geometry(BlockDriverState *bs, int64_t *nb_sectors_ptr);
497 33e3963e bellard
int bdrv_commit(BlockDriverState *bs);
498 77fef8c1 bellard
void bdrv_set_boot_sector(BlockDriverState *bs, const uint8_t *data, int size);
499 33e3963e bellard
500 c4b1fcc0 bellard
#define BDRV_TYPE_HD     0
501 c4b1fcc0 bellard
#define BDRV_TYPE_CDROM  1
502 c4b1fcc0 bellard
#define BDRV_TYPE_FLOPPY 2
503 46d4767d bellard
#define BIOS_ATA_TRANSLATION_AUTO 0
504 46d4767d bellard
#define BIOS_ATA_TRANSLATION_NONE 1
505 46d4767d bellard
#define BIOS_ATA_TRANSLATION_LBA  2
506 c4b1fcc0 bellard
507 c4b1fcc0 bellard
void bdrv_set_geometry_hint(BlockDriverState *bs, 
508 c4b1fcc0 bellard
                            int cyls, int heads, int secs);
509 c4b1fcc0 bellard
void bdrv_set_type_hint(BlockDriverState *bs, int type);
510 46d4767d bellard
void bdrv_set_translation_hint(BlockDriverState *bs, int translation);
511 c4b1fcc0 bellard
void bdrv_get_geometry_hint(BlockDriverState *bs, 
512 c4b1fcc0 bellard
                            int *pcyls, int *pheads, int *psecs);
513 c4b1fcc0 bellard
int bdrv_get_type_hint(BlockDriverState *bs);
514 46d4767d bellard
int bdrv_get_translation_hint(BlockDriverState *bs);
515 c4b1fcc0 bellard
int bdrv_is_removable(BlockDriverState *bs);
516 c4b1fcc0 bellard
int bdrv_is_read_only(BlockDriverState *bs);
517 c4b1fcc0 bellard
int bdrv_is_inserted(BlockDriverState *bs);
518 c4b1fcc0 bellard
int bdrv_is_locked(BlockDriverState *bs);
519 c4b1fcc0 bellard
void bdrv_set_locked(BlockDriverState *bs, int locked);
520 c4b1fcc0 bellard
void bdrv_set_change_cb(BlockDriverState *bs, 
521 c4b1fcc0 bellard
                        void (*change_cb)(void *opaque), void *opaque);
522 ea2384d3 bellard
void bdrv_get_format(BlockDriverState *bs, char *buf, int buf_size);
523 c4b1fcc0 bellard
void bdrv_info(void);
524 c4b1fcc0 bellard
BlockDriverState *bdrv_find(const char *name);
525 82c643ff bellard
void bdrv_iterate(void (*it)(void *opaque, const char *name), void *opaque);
526 ea2384d3 bellard
int bdrv_is_encrypted(BlockDriverState *bs);
527 ea2384d3 bellard
int bdrv_set_key(BlockDriverState *bs, const char *key);
528 ea2384d3 bellard
void bdrv_iterate_format(void (*it)(void *opaque, const char *name), 
529 ea2384d3 bellard
                         void *opaque);
530 ea2384d3 bellard
const char *bdrv_get_device_name(BlockDriverState *bs);
531 c4b1fcc0 bellard
532 ea2384d3 bellard
int qcow_get_cluster_size(BlockDriverState *bs);
533 ea2384d3 bellard
int qcow_compress_cluster(BlockDriverState *bs, int64_t sector_num,
534 ea2384d3 bellard
                          const uint8_t *buf);
535 ea2384d3 bellard
536 ea2384d3 bellard
#ifndef QEMU_TOOL
537 54fa5af5 bellard
538 54fa5af5 bellard
typedef void QEMUMachineInitFunc(int ram_size, int vga_ram_size, 
539 54fa5af5 bellard
                                 int boot_device,
540 54fa5af5 bellard
             DisplayState *ds, const char **fd_filename, int snapshot,
541 54fa5af5 bellard
             const char *kernel_filename, const char *kernel_cmdline,
542 54fa5af5 bellard
             const char *initrd_filename);
543 54fa5af5 bellard
544 54fa5af5 bellard
typedef struct QEMUMachine {
545 54fa5af5 bellard
    const char *name;
546 54fa5af5 bellard
    const char *desc;
547 54fa5af5 bellard
    QEMUMachineInitFunc *init;
548 54fa5af5 bellard
    struct QEMUMachine *next;
549 54fa5af5 bellard
} QEMUMachine;
550 54fa5af5 bellard
551 54fa5af5 bellard
int qemu_register_machine(QEMUMachine *m);
552 54fa5af5 bellard
553 54fa5af5 bellard
typedef void SetIRQFunc(void *opaque, int irq_num, int level);
554 3de388f6 bellard
typedef void IRQRequestFunc(void *opaque, int level);
555 54fa5af5 bellard
556 26aa7d72 bellard
/* ISA bus */
557 26aa7d72 bellard
558 26aa7d72 bellard
extern target_phys_addr_t isa_mem_base;
559 26aa7d72 bellard
560 26aa7d72 bellard
typedef void (IOPortWriteFunc)(void *opaque, uint32_t address, uint32_t data);
561 26aa7d72 bellard
typedef uint32_t (IOPortReadFunc)(void *opaque, uint32_t address);
562 26aa7d72 bellard
563 26aa7d72 bellard
int register_ioport_read(int start, int length, int size, 
564 26aa7d72 bellard
                         IOPortReadFunc *func, void *opaque);
565 26aa7d72 bellard
int register_ioport_write(int start, int length, int size, 
566 26aa7d72 bellard
                          IOPortWriteFunc *func, void *opaque);
567 69b91039 bellard
void isa_unassign_ioport(int start, int length);
568 69b91039 bellard
569 69b91039 bellard
/* PCI bus */
570 69b91039 bellard
571 69b91039 bellard
extern target_phys_addr_t pci_mem_base;
572 69b91039 bellard
573 46e50e9d bellard
typedef struct PCIBus PCIBus;
574 69b91039 bellard
typedef struct PCIDevice PCIDevice;
575 69b91039 bellard
576 69b91039 bellard
typedef void PCIConfigWriteFunc(PCIDevice *pci_dev, 
577 69b91039 bellard
                                uint32_t address, uint32_t data, int len);
578 69b91039 bellard
typedef uint32_t PCIConfigReadFunc(PCIDevice *pci_dev, 
579 69b91039 bellard
                                   uint32_t address, int len);
580 69b91039 bellard
typedef void PCIMapIORegionFunc(PCIDevice *pci_dev, int region_num, 
581 69b91039 bellard
                                uint32_t addr, uint32_t size, int type);
582 69b91039 bellard
583 69b91039 bellard
#define PCI_ADDRESS_SPACE_MEM                0x00
584 69b91039 bellard
#define PCI_ADDRESS_SPACE_IO                0x01
585 69b91039 bellard
#define PCI_ADDRESS_SPACE_MEM_PREFETCH        0x08
586 69b91039 bellard
587 69b91039 bellard
typedef struct PCIIORegion {
588 5768f5ac bellard
    uint32_t addr; /* current PCI mapping address. -1 means not mapped */
589 69b91039 bellard
    uint32_t size;
590 69b91039 bellard
    uint8_t type;
591 69b91039 bellard
    PCIMapIORegionFunc *map_func;
592 69b91039 bellard
} PCIIORegion;
593 69b91039 bellard
594 8a8696a3 bellard
#define PCI_ROM_SLOT 6
595 8a8696a3 bellard
#define PCI_NUM_REGIONS 7
596 502a5395 pbrook
597 502a5395 pbrook
#define PCI_DEVICES_MAX 64
598 502a5395 pbrook
599 502a5395 pbrook
#define PCI_VENDOR_ID                0x00        /* 16 bits */
600 502a5395 pbrook
#define PCI_DEVICE_ID                0x02        /* 16 bits */
601 502a5395 pbrook
#define PCI_COMMAND                0x04        /* 16 bits */
602 502a5395 pbrook
#define  PCI_COMMAND_IO                0x1        /* Enable response in I/O space */
603 502a5395 pbrook
#define  PCI_COMMAND_MEMORY        0x2        /* Enable response in Memory space */
604 502a5395 pbrook
#define PCI_CLASS_DEVICE        0x0a    /* Device class */
605 502a5395 pbrook
#define PCI_INTERRUPT_LINE        0x3c        /* 8 bits */
606 502a5395 pbrook
#define PCI_INTERRUPT_PIN        0x3d        /* 8 bits */
607 502a5395 pbrook
#define PCI_MIN_GNT                0x3e        /* 8 bits */
608 502a5395 pbrook
#define PCI_MAX_LAT                0x3f        /* 8 bits */
609 502a5395 pbrook
610 69b91039 bellard
struct PCIDevice {
611 69b91039 bellard
    /* PCI config space */
612 69b91039 bellard
    uint8_t config[256];
613 69b91039 bellard
614 69b91039 bellard
    /* the following fields are read only */
615 46e50e9d bellard
    PCIBus *bus;
616 69b91039 bellard
    int devfn;
617 69b91039 bellard
    char name[64];
618 8a8696a3 bellard
    PCIIORegion io_regions[PCI_NUM_REGIONS];
619 69b91039 bellard
    
620 69b91039 bellard
    /* do not access the following fields */
621 69b91039 bellard
    PCIConfigReadFunc *config_read;
622 69b91039 bellard
    PCIConfigWriteFunc *config_write;
623 502a5395 pbrook
    /* ??? This is a PC-specific hack, and should be removed.  */
624 5768f5ac bellard
    int irq_index;
625 69b91039 bellard
};
626 69b91039 bellard
627 46e50e9d bellard
PCIDevice *pci_register_device(PCIBus *bus, const char *name,
628 46e50e9d bellard
                               int instance_size, int devfn,
629 69b91039 bellard
                               PCIConfigReadFunc *config_read, 
630 69b91039 bellard
                               PCIConfigWriteFunc *config_write);
631 69b91039 bellard
632 69b91039 bellard
void pci_register_io_region(PCIDevice *pci_dev, int region_num, 
633 69b91039 bellard
                            uint32_t size, int type, 
634 69b91039 bellard
                            PCIMapIORegionFunc *map_func);
635 69b91039 bellard
636 5768f5ac bellard
void pci_set_irq(PCIDevice *pci_dev, int irq_num, int level);
637 5768f5ac bellard
638 5768f5ac bellard
uint32_t pci_default_read_config(PCIDevice *d, 
639 5768f5ac bellard
                                 uint32_t address, int len);
640 5768f5ac bellard
void pci_default_write_config(PCIDevice *d, 
641 5768f5ac bellard
                              uint32_t address, uint32_t val, int len);
642 30ca2aab bellard
void generic_pci_save(QEMUFile* f, void *opaque);
643 30ca2aab bellard
int generic_pci_load(QEMUFile* f, void *opaque, int version_id);
644 5768f5ac bellard
645 502a5395 pbrook
typedef void (*pci_set_irq_fn)(PCIDevice *pci_dev, void *pic,
646 502a5395 pbrook
                               int irq_num, int level);
647 502a5395 pbrook
PCIBus *pci_register_bus(pci_set_irq_fn set_irq, void *pic, int devfn_min);
648 502a5395 pbrook
649 502a5395 pbrook
void pci_nic_init(PCIBus *bus, NICInfo *nd);
650 502a5395 pbrook
void pci_data_write(void *opaque, uint32_t addr, uint32_t val, int len);
651 502a5395 pbrook
uint32_t pci_data_read(void *opaque, uint32_t addr, int len);
652 502a5395 pbrook
int pci_bus_num(PCIBus *s);
653 502a5395 pbrook
void pci_for_each_device(void (*fn)(PCIDevice *d));
654 9995c51f bellard
655 5768f5ac bellard
void pci_info(void);
656 26aa7d72 bellard
657 502a5395 pbrook
/* prep_pci.c */
658 46e50e9d bellard
PCIBus *pci_prep_init(void);
659 77d4bc34 bellard
660 502a5395 pbrook
/* grackle_pci.c */
661 502a5395 pbrook
PCIBus *pci_grackle_init(uint32_t base, void *pic);
662 502a5395 pbrook
663 502a5395 pbrook
/* unin_pci.c */
664 502a5395 pbrook
PCIBus *pci_pmac_init(void *pic);
665 502a5395 pbrook
666 502a5395 pbrook
/* apb_pci.c */
667 502a5395 pbrook
PCIBus *pci_apb_init(target_ulong special_base, target_ulong mem_base,
668 502a5395 pbrook
                     void *pic);
669 502a5395 pbrook
670 502a5395 pbrook
PCIBus *pci_vpb_init(void *pic);
671 502a5395 pbrook
672 502a5395 pbrook
/* piix_pci.c */
673 502a5395 pbrook
PCIBus *i440fx_init(void);
674 502a5395 pbrook
int piix3_init(PCIBus *bus);
675 502a5395 pbrook
void pci_bios_init(void);
676 a41b2ff2 pbrook
677 28b9b5af bellard
/* openpic.c */
678 28b9b5af bellard
typedef struct openpic_t openpic_t;
679 54fa5af5 bellard
void openpic_set_irq(void *opaque, int n_IRQ, int level);
680 7668a27f bellard
openpic_t *openpic_init (PCIBus *bus, int *pmem_index, int nb_cpus,
681 7668a27f bellard
                         CPUState **envp);
682 28b9b5af bellard
683 54fa5af5 bellard
/* heathrow_pic.c */
684 54fa5af5 bellard
typedef struct HeathrowPICS HeathrowPICS;
685 54fa5af5 bellard
void heathrow_pic_set_irq(void *opaque, int num, int level);
686 54fa5af5 bellard
HeathrowPICS *heathrow_pic_init(int *pmem_index);
687 54fa5af5 bellard
688 6a36d84e bellard
#ifdef HAS_AUDIO
689 6a36d84e bellard
struct soundhw {
690 6a36d84e bellard
    const char *name;
691 6a36d84e bellard
    const char *descr;
692 6a36d84e bellard
    int enabled;
693 6a36d84e bellard
    int isa;
694 6a36d84e bellard
    union {
695 6a36d84e bellard
        int (*init_isa) (AudioState *s);
696 6a36d84e bellard
        int (*init_pci) (PCIBus *bus, AudioState *s);
697 6a36d84e bellard
    } init;
698 6a36d84e bellard
};
699 6a36d84e bellard
700 6a36d84e bellard
extern struct soundhw soundhw[];
701 6a36d84e bellard
#endif
702 6a36d84e bellard
703 313aa567 bellard
/* vga.c */
704 313aa567 bellard
705 4fa0f5d2 bellard
#define VGA_RAM_SIZE (4096 * 1024)
706 313aa567 bellard
707 82c643ff bellard
struct DisplayState {
708 313aa567 bellard
    uint8_t *data;
709 313aa567 bellard
    int linesize;
710 313aa567 bellard
    int depth;
711 d3079cd2 bellard
    int bgr; /* BGR color order instead of RGB. Only valid for depth == 32 */
712 82c643ff bellard
    int width;
713 82c643ff bellard
    int height;
714 24236869 bellard
    void *opaque;
715 24236869 bellard
716 313aa567 bellard
    void (*dpy_update)(struct DisplayState *s, int x, int y, int w, int h);
717 313aa567 bellard
    void (*dpy_resize)(struct DisplayState *s, int w, int h);
718 313aa567 bellard
    void (*dpy_refresh)(struct DisplayState *s);
719 24236869 bellard
    void (*dpy_copy)(struct DisplayState *s, int src_x, int src_y, int dst_x, int dst_y, int w, int h);
720 82c643ff bellard
};
721 313aa567 bellard
722 313aa567 bellard
static inline void dpy_update(DisplayState *s, int x, int y, int w, int h)
723 313aa567 bellard
{
724 313aa567 bellard
    s->dpy_update(s, x, y, w, h);
725 313aa567 bellard
}
726 313aa567 bellard
727 313aa567 bellard
static inline void dpy_resize(DisplayState *s, int w, int h)
728 313aa567 bellard
{
729 313aa567 bellard
    s->dpy_resize(s, w, h);
730 313aa567 bellard
}
731 313aa567 bellard
732 46e50e9d bellard
int vga_initialize(PCIBus *bus, DisplayState *ds, uint8_t *vga_ram_base, 
733 d5295253 bellard
                   unsigned long vga_ram_offset, int vga_ram_size,
734 d5295253 bellard
                   unsigned long vga_bios_offset, int vga_bios_size);
735 313aa567 bellard
736 d6bfa22f bellard
/* cirrus_vga.c */
737 46e50e9d bellard
void pci_cirrus_vga_init(PCIBus *bus, DisplayState *ds, uint8_t *vga_ram_base, 
738 d6bfa22f bellard
                         unsigned long vga_ram_offset, int vga_ram_size);
739 d6bfa22f bellard
void isa_cirrus_vga_init(DisplayState *ds, uint8_t *vga_ram_base, 
740 d6bfa22f bellard
                         unsigned long vga_ram_offset, int vga_ram_size);
741 d6bfa22f bellard
742 313aa567 bellard
/* sdl.c */
743 d63d307f bellard
void sdl_display_init(DisplayState *ds, int full_screen);
744 313aa567 bellard
745 da4dbf74 bellard
/* cocoa.m */
746 da4dbf74 bellard
void cocoa_display_init(DisplayState *ds, int full_screen);
747 da4dbf74 bellard
748 24236869 bellard
/* vnc.c */
749 24236869 bellard
void vnc_display_init(DisplayState *ds, int display);
750 24236869 bellard
751 5391d806 bellard
/* ide.c */
752 5391d806 bellard
#define MAX_DISKS 4
753 5391d806 bellard
754 5391d806 bellard
extern BlockDriverState *bs_table[MAX_DISKS];
755 5391d806 bellard
756 69b91039 bellard
void isa_ide_init(int iobase, int iobase2, int irq,
757 69b91039 bellard
                  BlockDriverState *hd0, BlockDriverState *hd1);
758 54fa5af5 bellard
void pci_cmd646_ide_init(PCIBus *bus, BlockDriverState **hd_table,
759 54fa5af5 bellard
                         int secondary_ide_enabled);
760 502a5395 pbrook
void pci_piix3_ide_init(PCIBus *bus, BlockDriverState **hd_table, int devfn);
761 28b9b5af bellard
int pmac_ide_init (BlockDriverState **hd_table,
762 54fa5af5 bellard
                   SetIRQFunc *set_irq, void *irq_opaque, int irq);
763 5391d806 bellard
764 2e5d83bb pbrook
/* cdrom.c */
765 2e5d83bb pbrook
int cdrom_read_toc(int nb_sectors, uint8_t *buf, int msf, int start_track);
766 2e5d83bb pbrook
int cdrom_read_toc_raw(int nb_sectors, uint8_t *buf, int msf, int session_num);
767 2e5d83bb pbrook
768 1d14ffa9 bellard
/* es1370.c */
769 c0fe3827 bellard
int es1370_init (PCIBus *bus, AudioState *s);
770 1d14ffa9 bellard
771 fb065187 bellard
/* sb16.c */
772 c0fe3827 bellard
int SB16_init (AudioState *s);
773 fb065187 bellard
774 fb065187 bellard
/* adlib.c */
775 c0fe3827 bellard
int Adlib_init (AudioState *s);
776 fb065187 bellard
777 fb065187 bellard
/* gus.c */
778 c0fe3827 bellard
int GUS_init (AudioState *s);
779 27503323 bellard
780 27503323 bellard
/* dma.c */
781 85571bc7 bellard
typedef int (*DMA_transfer_handler) (void *opaque, int nchan, int pos, int size);
782 27503323 bellard
int DMA_get_channel_mode (int nchan);
783 85571bc7 bellard
int DMA_read_memory (int nchan, void *buf, int pos, int size);
784 85571bc7 bellard
int DMA_write_memory (int nchan, void *buf, int pos, int size);
785 27503323 bellard
void DMA_hold_DREQ (int nchan);
786 27503323 bellard
void DMA_release_DREQ (int nchan);
787 16f62432 bellard
void DMA_schedule(int nchan);
788 27503323 bellard
void DMA_run (void);
789 28b9b5af bellard
void DMA_init (int high_page_enable);
790 27503323 bellard
void DMA_register_channel (int nchan,
791 85571bc7 bellard
                           DMA_transfer_handler transfer_handler,
792 85571bc7 bellard
                           void *opaque);
793 7138fcfb bellard
/* fdc.c */
794 7138fcfb bellard
#define MAX_FD 2
795 7138fcfb bellard
extern BlockDriverState *fd_table[MAX_FD];
796 7138fcfb bellard
797 baca51fa bellard
typedef struct fdctrl_t fdctrl_t;
798 baca51fa bellard
799 baca51fa bellard
fdctrl_t *fdctrl_init (int irq_lvl, int dma_chann, int mem_mapped, 
800 baca51fa bellard
                       uint32_t io_base,
801 baca51fa bellard
                       BlockDriverState **fds);
802 baca51fa bellard
int fdctrl_get_drive_type(fdctrl_t *fdctrl, int drive_num);
803 7138fcfb bellard
804 80cabfad bellard
/* ne2000.c */
805 80cabfad bellard
806 7c9d8e07 bellard
void isa_ne2000_init(int base, int irq, NICInfo *nd);
807 7c9d8e07 bellard
void pci_ne2000_init(PCIBus *bus, NICInfo *nd);
808 80cabfad bellard
809 a41b2ff2 pbrook
/* rtl8139.c */
810 a41b2ff2 pbrook
811 a41b2ff2 pbrook
void pci_rtl8139_init(PCIBus *bus, NICInfo *nd);
812 a41b2ff2 pbrook
813 80cabfad bellard
/* pckbd.c */
814 80cabfad bellard
815 80cabfad bellard
void kbd_init(void);
816 80cabfad bellard
817 80cabfad bellard
/* mc146818rtc.c */
818 80cabfad bellard
819 8a7ddc38 bellard
typedef struct RTCState RTCState;
820 80cabfad bellard
821 8a7ddc38 bellard
RTCState *rtc_init(int base, int irq);
822 8a7ddc38 bellard
void rtc_set_memory(RTCState *s, int addr, int val);
823 8a7ddc38 bellard
void rtc_set_date(RTCState *s, const struct tm *tm);
824 80cabfad bellard
825 80cabfad bellard
/* serial.c */
826 80cabfad bellard
827 c4b1fcc0 bellard
typedef struct SerialState SerialState;
828 e5d13e2f bellard
SerialState *serial_init(SetIRQFunc *set_irq, void *opaque,
829 e5d13e2f bellard
                         int base, int irq, CharDriverState *chr);
830 e5d13e2f bellard
SerialState *serial_mm_init (SetIRQFunc *set_irq, void *opaque,
831 e5d13e2f bellard
                             target_ulong base, int it_shift,
832 e5d13e2f bellard
                             int irq, CharDriverState *chr);
833 80cabfad bellard
834 6508fe59 bellard
/* parallel.c */
835 6508fe59 bellard
836 6508fe59 bellard
typedef struct ParallelState ParallelState;
837 6508fe59 bellard
ParallelState *parallel_init(int base, int irq, CharDriverState *chr);
838 6508fe59 bellard
839 80cabfad bellard
/* i8259.c */
840 80cabfad bellard
841 3de388f6 bellard
typedef struct PicState2 PicState2;
842 3de388f6 bellard
extern PicState2 *isa_pic;
843 80cabfad bellard
void pic_set_irq(int irq, int level);
844 54fa5af5 bellard
void pic_set_irq_new(void *opaque, int irq, int level);
845 3de388f6 bellard
PicState2 *pic_init(IRQRequestFunc *irq_request, void *irq_request_opaque);
846 d592d303 bellard
void pic_set_alt_irq_func(PicState2 *s, SetIRQFunc *alt_irq_func,
847 d592d303 bellard
                          void *alt_irq_opaque);
848 3de388f6 bellard
int pic_read_irq(PicState2 *s);
849 3de388f6 bellard
void pic_update_irq(PicState2 *s);
850 3de388f6 bellard
uint32_t pic_intack_read(PicState2 *s);
851 c20709aa bellard
void pic_info(void);
852 4a0fb71e bellard
void irq_info(void);
853 80cabfad bellard
854 c27004ec bellard
/* APIC */
855 d592d303 bellard
typedef struct IOAPICState IOAPICState;
856 d592d303 bellard
857 c27004ec bellard
int apic_init(CPUState *env);
858 c27004ec bellard
int apic_get_interrupt(CPUState *env);
859 d592d303 bellard
IOAPICState *ioapic_init(void);
860 d592d303 bellard
void ioapic_set_irq(void *opaque, int vector, int level);
861 c27004ec bellard
862 80cabfad bellard
/* i8254.c */
863 80cabfad bellard
864 80cabfad bellard
#define PIT_FREQ 1193182
865 80cabfad bellard
866 ec844b96 bellard
typedef struct PITState PITState;
867 ec844b96 bellard
868 ec844b96 bellard
PITState *pit_init(int base, int irq);
869 ec844b96 bellard
void pit_set_gate(PITState *pit, int channel, int val);
870 ec844b96 bellard
int pit_get_gate(PITState *pit, int channel);
871 fd06c375 bellard
int pit_get_initial_count(PITState *pit, int channel);
872 fd06c375 bellard
int pit_get_mode(PITState *pit, int channel);
873 ec844b96 bellard
int pit_get_out(PITState *pit, int channel, int64_t current_time);
874 80cabfad bellard
875 fd06c375 bellard
/* pcspk.c */
876 fd06c375 bellard
void pcspk_init(PITState *);
877 fd06c375 bellard
int pcspk_audio_init(AudioState *);
878 fd06c375 bellard
879 6515b203 bellard
/* acpi.c */
880 6515b203 bellard
extern int acpi_enabled;
881 502a5395 pbrook
void piix4_pm_init(PCIBus *bus, int devfn);
882 6515b203 bellard
void acpi_bios_init(void);
883 6515b203 bellard
884 80cabfad bellard
/* pc.c */
885 54fa5af5 bellard
extern QEMUMachine pc_machine;
886 3dbbdc25 bellard
extern QEMUMachine isapc_machine;
887 80cabfad bellard
888 6a00d601 bellard
void ioport_set_a20(int enable);
889 6a00d601 bellard
int ioport_get_a20(void);
890 6a00d601 bellard
891 26aa7d72 bellard
/* ppc.c */
892 54fa5af5 bellard
extern QEMUMachine prep_machine;
893 54fa5af5 bellard
extern QEMUMachine core99_machine;
894 54fa5af5 bellard
extern QEMUMachine heathrow_machine;
895 54fa5af5 bellard
896 6af0bf9c bellard
/* mips_r4k.c */
897 6af0bf9c bellard
extern QEMUMachine mips_machine;
898 6af0bf9c bellard
899 27c7ca7e bellard
/* shix.c */
900 27c7ca7e bellard
extern QEMUMachine shix_machine;
901 27c7ca7e bellard
902 8cc43fef bellard
#ifdef TARGET_PPC
903 8cc43fef bellard
ppc_tb_t *cpu_ppc_tb_init (CPUState *env, uint32_t freq);
904 8cc43fef bellard
#endif
905 64201201 bellard
void PREP_debug_write (void *opaque, uint32_t addr, uint32_t val);
906 77d4bc34 bellard
907 77d4bc34 bellard
extern CPUWriteMemoryFunc *PPC_io_write[];
908 77d4bc34 bellard
extern CPUReadMemoryFunc *PPC_io_read[];
909 54fa5af5 bellard
void PPC_debug_write (void *opaque, uint32_t addr, uint32_t val);
910 26aa7d72 bellard
911 e95c8d51 bellard
/* sun4m.c */
912 54fa5af5 bellard
extern QEMUMachine sun4m_machine;
913 e80cfcfc bellard
uint32_t iommu_translate(uint32_t addr);
914 ba3c64fb bellard
void pic_set_irq_cpu(int irq, int level, unsigned int cpu);
915 e95c8d51 bellard
916 e95c8d51 bellard
/* iommu.c */
917 e80cfcfc bellard
void *iommu_init(uint32_t addr);
918 e80cfcfc bellard
uint32_t iommu_translate_local(void *opaque, uint32_t addr);
919 e95c8d51 bellard
920 e95c8d51 bellard
/* lance.c */
921 7c9d8e07 bellard
void lance_init(NICInfo *nd, int irq, uint32_t leaddr, uint32_t ledaddr);
922 e95c8d51 bellard
923 e95c8d51 bellard
/* tcx.c */
924 95219897 pbrook
void tcx_init(DisplayState *ds, uint32_t addr, uint8_t *vram_base,
925 6f7e9aec bellard
               unsigned long vram_offset, int vram_size, int width, int height);
926 e80cfcfc bellard
927 e80cfcfc bellard
/* slavio_intctl.c */
928 e80cfcfc bellard
void *slavio_intctl_init();
929 ba3c64fb bellard
void slavio_intctl_set_cpu(void *opaque, unsigned int cpu, CPUState *env);
930 e80cfcfc bellard
void slavio_pic_info(void *opaque);
931 e80cfcfc bellard
void slavio_irq_info(void *opaque);
932 e80cfcfc bellard
void slavio_pic_set_irq(void *opaque, int irq, int level);
933 ba3c64fb bellard
void slavio_pic_set_irq_cpu(void *opaque, int irq, int level, unsigned int cpu);
934 e95c8d51 bellard
935 5fe141fd bellard
/* loader.c */
936 5fe141fd bellard
int get_image_size(const char *filename);
937 5fe141fd bellard
int load_image(const char *filename, uint8_t *addr);
938 9ee3c029 bellard
int load_elf(const char *filename, int64_t virt_to_phys_addend, uint64_t *pentry);
939 e80cfcfc bellard
int load_aout(const char *filename, uint8_t *addr);
940 e80cfcfc bellard
941 e80cfcfc bellard
/* slavio_timer.c */
942 ba3c64fb bellard
void slavio_timer_init(uint32_t addr, int irq, int mode, unsigned int cpu);
943 8d5f07fa bellard
944 e80cfcfc bellard
/* slavio_serial.c */
945 e80cfcfc bellard
SerialState *slavio_serial_init(int base, int irq, CharDriverState *chr1, CharDriverState *chr2);
946 e80cfcfc bellard
void slavio_serial_ms_kbd_init(int base, int irq);
947 e95c8d51 bellard
948 3475187d bellard
/* slavio_misc.c */
949 3475187d bellard
void *slavio_misc_init(uint32_t base, int irq);
950 3475187d bellard
void slavio_set_power_fail(void *opaque, int power_failing);
951 3475187d bellard
952 6f7e9aec bellard
/* esp.c */
953 6f7e9aec bellard
void esp_init(BlockDriverState **bd, int irq, uint32_t espaddr, uint32_t espdaddr);
954 6f7e9aec bellard
955 3475187d bellard
/* sun4u.c */
956 3475187d bellard
extern QEMUMachine sun4u_machine;
957 3475187d bellard
958 64201201 bellard
/* NVRAM helpers */
959 64201201 bellard
#include "hw/m48t59.h"
960 64201201 bellard
961 64201201 bellard
void NVRAM_set_byte (m48t59_t *nvram, uint32_t addr, uint8_t value);
962 64201201 bellard
uint8_t NVRAM_get_byte (m48t59_t *nvram, uint32_t addr);
963 64201201 bellard
void NVRAM_set_word (m48t59_t *nvram, uint32_t addr, uint16_t value);
964 64201201 bellard
uint16_t NVRAM_get_word (m48t59_t *nvram, uint32_t addr);
965 64201201 bellard
void NVRAM_set_lword (m48t59_t *nvram, uint32_t addr, uint32_t value);
966 64201201 bellard
uint32_t NVRAM_get_lword (m48t59_t *nvram, uint32_t addr);
967 64201201 bellard
void NVRAM_set_string (m48t59_t *nvram, uint32_t addr,
968 64201201 bellard
                       const unsigned char *str, uint32_t max);
969 64201201 bellard
int NVRAM_get_string (m48t59_t *nvram, uint8_t *dst, uint16_t addr, int max);
970 64201201 bellard
void NVRAM_set_crc (m48t59_t *nvram, uint32_t addr,
971 64201201 bellard
                    uint32_t start, uint32_t count);
972 64201201 bellard
int PPC_NVRAM_set_params (m48t59_t *nvram, uint16_t NVRAM_size,
973 64201201 bellard
                          const unsigned char *arch,
974 64201201 bellard
                          uint32_t RAM_size, int boot_device,
975 64201201 bellard
                          uint32_t kernel_image, uint32_t kernel_size,
976 28b9b5af bellard
                          const char *cmdline,
977 64201201 bellard
                          uint32_t initrd_image, uint32_t initrd_size,
978 28b9b5af bellard
                          uint32_t NVRAM_image,
979 28b9b5af bellard
                          int width, int height, int depth);
980 64201201 bellard
981 63066f4f bellard
/* adb.c */
982 63066f4f bellard
983 63066f4f bellard
#define MAX_ADB_DEVICES 16
984 63066f4f bellard
985 e2733d20 bellard
#define ADB_MAX_OUT_LEN 16
986 63066f4f bellard
987 e2733d20 bellard
typedef struct ADBDevice ADBDevice;
988 63066f4f bellard
989 e2733d20 bellard
/* buf = NULL means polling */
990 e2733d20 bellard
typedef int ADBDeviceRequest(ADBDevice *d, uint8_t *buf_out,
991 e2733d20 bellard
                              const uint8_t *buf, int len);
992 12c28fed bellard
typedef int ADBDeviceReset(ADBDevice *d);
993 12c28fed bellard
994 63066f4f bellard
struct ADBDevice {
995 63066f4f bellard
    struct ADBBusState *bus;
996 63066f4f bellard
    int devaddr;
997 63066f4f bellard
    int handler;
998 e2733d20 bellard
    ADBDeviceRequest *devreq;
999 12c28fed bellard
    ADBDeviceReset *devreset;
1000 63066f4f bellard
    void *opaque;
1001 63066f4f bellard
};
1002 63066f4f bellard
1003 63066f4f bellard
typedef struct ADBBusState {
1004 63066f4f bellard
    ADBDevice devices[MAX_ADB_DEVICES];
1005 63066f4f bellard
    int nb_devices;
1006 e2733d20 bellard
    int poll_index;
1007 63066f4f bellard
} ADBBusState;
1008 63066f4f bellard
1009 e2733d20 bellard
int adb_request(ADBBusState *s, uint8_t *buf_out,
1010 e2733d20 bellard
                const uint8_t *buf, int len);
1011 e2733d20 bellard
int adb_poll(ADBBusState *s, uint8_t *buf_out);
1012 63066f4f bellard
1013 63066f4f bellard
ADBDevice *adb_register_device(ADBBusState *s, int devaddr, 
1014 e2733d20 bellard
                               ADBDeviceRequest *devreq, 
1015 12c28fed bellard
                               ADBDeviceReset *devreset, 
1016 63066f4f bellard
                               void *opaque);
1017 63066f4f bellard
void adb_kbd_init(ADBBusState *bus);
1018 63066f4f bellard
void adb_mouse_init(ADBBusState *bus);
1019 63066f4f bellard
1020 63066f4f bellard
/* cuda.c */
1021 63066f4f bellard
1022 63066f4f bellard
extern ADBBusState adb_bus;
1023 54fa5af5 bellard
int cuda_init(SetIRQFunc *set_irq, void *irq_opaque, int irq);
1024 63066f4f bellard
1025 bb36d470 bellard
#include "hw/usb.h"
1026 bb36d470 bellard
1027 a594cfbf bellard
/* usb ports of the VM */
1028 a594cfbf bellard
1029 0d92ed30 pbrook
void qemu_register_usb_port(USBPort *port, void *opaque, int index,
1030 0d92ed30 pbrook
                            usb_attachfn attach);
1031 a594cfbf bellard
1032 0d92ed30 pbrook
#define VM_USB_HUB_SIZE 8
1033 a594cfbf bellard
1034 a594cfbf bellard
void do_usb_add(const char *devname);
1035 a594cfbf bellard
void do_usb_del(const char *devname);
1036 a594cfbf bellard
void usb_info(void);
1037 a594cfbf bellard
1038 2e5d83bb pbrook
/* scsi-disk.c */
1039 2e5d83bb pbrook
typedef struct SCSIDevice SCSIDevice;
1040 2e5d83bb pbrook
typedef void (*scsi_completionfn)(void *, uint32_t, int);
1041 2e5d83bb pbrook
1042 2e5d83bb pbrook
SCSIDevice *scsi_disk_init(BlockDriverState *bdrv,
1043 2e5d83bb pbrook
                           scsi_completionfn completion,
1044 2e5d83bb pbrook
                           void *opaque);
1045 2e5d83bb pbrook
void scsi_disk_destroy(SCSIDevice *s);
1046 2e5d83bb pbrook
1047 0fc5c15a pbrook
int32_t scsi_send_command(SCSIDevice *s, uint32_t tag, uint8_t *buf, int lun);
1048 2e5d83bb pbrook
int scsi_read_data(SCSIDevice *s, uint8_t *data, uint32_t len);
1049 2e5d83bb pbrook
int scsi_write_data(SCSIDevice *s, uint8_t *data, uint32_t len);
1050 2e5d83bb pbrook
1051 b5ff1b31 bellard
/* integratorcp.c */
1052 40f137e1 pbrook
extern QEMUMachine integratorcp926_machine;
1053 40f137e1 pbrook
extern QEMUMachine integratorcp1026_machine;
1054 b5ff1b31 bellard
1055 cdbdb648 pbrook
/* versatilepb.c */
1056 cdbdb648 pbrook
extern QEMUMachine versatilepb_machine;
1057 16406950 pbrook
extern QEMUMachine versatileab_machine;
1058 cdbdb648 pbrook
1059 daa57963 bellard
/* ps2.c */
1060 daa57963 bellard
void *ps2_kbd_init(void (*update_irq)(void *, int), void *update_arg);
1061 daa57963 bellard
void *ps2_mouse_init(void (*update_irq)(void *, int), void *update_arg);
1062 daa57963 bellard
void ps2_write_mouse(void *, int val);
1063 daa57963 bellard
void ps2_write_keyboard(void *, int val);
1064 daa57963 bellard
uint32_t ps2_read_data(void *);
1065 daa57963 bellard
void ps2_queue(void *, int b);
1066 f94f5d71 pbrook
void ps2_keyboard_set_translation(void *opaque, int mode);
1067 daa57963 bellard
1068 80337b66 bellard
/* smc91c111.c */
1069 80337b66 bellard
void smc91c111_init(NICInfo *, uint32_t, void *, int);
1070 80337b66 bellard
1071 bdd5003a pbrook
/* pl110.c */
1072 95219897 pbrook
void *pl110_init(DisplayState *ds, uint32_t base, void *pic, int irq, int);
1073 bdd5003a pbrook
1074 cdbdb648 pbrook
/* pl011.c */
1075 cdbdb648 pbrook
void pl011_init(uint32_t base, void *pic, int irq, CharDriverState *chr);
1076 cdbdb648 pbrook
1077 cdbdb648 pbrook
/* pl050.c */
1078 cdbdb648 pbrook
void pl050_init(uint32_t base, void *pic, int irq, int is_mouse);
1079 cdbdb648 pbrook
1080 cdbdb648 pbrook
/* pl080.c */
1081 cdbdb648 pbrook
void *pl080_init(uint32_t base, void *pic, int irq);
1082 cdbdb648 pbrook
1083 cdbdb648 pbrook
/* pl190.c */
1084 cdbdb648 pbrook
void *pl190_init(uint32_t base, void *parent, int irq, int fiq);
1085 cdbdb648 pbrook
1086 cdbdb648 pbrook
/* arm-timer.c */
1087 cdbdb648 pbrook
void sp804_init(uint32_t base, void *pic, int irq);
1088 cdbdb648 pbrook
void icp_pit_init(uint32_t base, void *pic, int irq);
1089 cdbdb648 pbrook
1090 16406950 pbrook
/* arm_boot.c */
1091 16406950 pbrook
1092 16406950 pbrook
void arm_load_kernel(int ram_size, const char *kernel_filename,
1093 16406950 pbrook
                     const char *kernel_cmdline, const char *initrd_filename,
1094 16406950 pbrook
                     int board_id);
1095 16406950 pbrook
1096 27c7ca7e bellard
/* sh7750.c */
1097 27c7ca7e bellard
struct SH7750State;
1098 27c7ca7e bellard
1099 008a8818 pbrook
struct SH7750State *sh7750_init(CPUState * cpu);
1100 27c7ca7e bellard
1101 27c7ca7e bellard
typedef struct {
1102 27c7ca7e bellard
    /* The callback will be triggered if any of the designated lines change */
1103 27c7ca7e bellard
    uint16_t portamask_trigger;
1104 27c7ca7e bellard
    uint16_t portbmask_trigger;
1105 27c7ca7e bellard
    /* Return 0 if no action was taken */
1106 27c7ca7e bellard
    int (*port_change_cb) (uint16_t porta, uint16_t portb,
1107 27c7ca7e bellard
                           uint16_t * periph_pdtra,
1108 27c7ca7e bellard
                           uint16_t * periph_portdira,
1109 27c7ca7e bellard
                           uint16_t * periph_pdtrb,
1110 27c7ca7e bellard
                           uint16_t * periph_portdirb);
1111 27c7ca7e bellard
} sh7750_io_device;
1112 27c7ca7e bellard
1113 27c7ca7e bellard
int sh7750_register_io_device(struct SH7750State *s,
1114 27c7ca7e bellard
                              sh7750_io_device * device);
1115 27c7ca7e bellard
/* tc58128.c */
1116 27c7ca7e bellard
int tc58128_init(struct SH7750State *s, char *zone1, char *zone2);
1117 27c7ca7e bellard
1118 ea2384d3 bellard
#endif /* defined(QEMU_TOOL) */
1119 ea2384d3 bellard
1120 c4b1fcc0 bellard
/* monitor.c */
1121 82c643ff bellard
void monitor_init(CharDriverState *hd, int show_banner);
1122 ea2384d3 bellard
void term_puts(const char *str);
1123 ea2384d3 bellard
void term_vprintf(const char *fmt, va_list ap);
1124 40c3bac3 bellard
void term_printf(const char *fmt, ...) __attribute__ ((__format__ (__printf__, 1, 2)));
1125 c4b1fcc0 bellard
void term_flush(void);
1126 c4b1fcc0 bellard
void term_print_help(void);
1127 ea2384d3 bellard
void monitor_readline(const char *prompt, int is_password,
1128 ea2384d3 bellard
                      char *buf, int buf_size);
1129 ea2384d3 bellard
1130 ea2384d3 bellard
/* readline.c */
1131 ea2384d3 bellard
typedef void ReadLineFunc(void *opaque, const char *str);
1132 ea2384d3 bellard
1133 ea2384d3 bellard
extern int completion_index;
1134 ea2384d3 bellard
void add_completion(const char *str);
1135 ea2384d3 bellard
void readline_handle_byte(int ch);
1136 ea2384d3 bellard
void readline_find_completion(const char *cmdline);
1137 ea2384d3 bellard
const char *readline_get_history(unsigned int index);
1138 ea2384d3 bellard
void readline_start(const char *prompt, int is_password,
1139 ea2384d3 bellard
                    ReadLineFunc *readline_func, void *opaque);
1140 c4b1fcc0 bellard
1141 5e6ad6f9 bellard
void kqemu_record_dump(void);
1142 5e6ad6f9 bellard
1143 fc01f7e7 bellard
#endif /* VL_H */