root / target-i386 / op.c @ 1247c5f7
History | View | Annotate | Download (41.1 kB)
1 | 2c0262af | bellard | /*
|
---|---|---|---|
2 | 2c0262af | bellard | * i386 micro operations
|
3 | 2c0262af | bellard | *
|
4 | 2c0262af | bellard | * Copyright (c) 2003 Fabrice Bellard
|
5 | 2c0262af | bellard | *
|
6 | 2c0262af | bellard | * This library is free software; you can redistribute it and/or
|
7 | 2c0262af | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | 2c0262af | bellard | * License as published by the Free Software Foundation; either
|
9 | 2c0262af | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | 2c0262af | bellard | *
|
11 | 2c0262af | bellard | * This library is distributed in the hope that it will be useful,
|
12 | 2c0262af | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 2c0262af | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 2c0262af | bellard | * Lesser General Public License for more details.
|
15 | 2c0262af | bellard | *
|
16 | 2c0262af | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | 2c0262af | bellard | * License along with this library; if not, write to the Free Software
|
18 | 2c0262af | bellard | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 | 2c0262af | bellard | */
|
20 | f68dd770 | bellard | |
21 | f68dd770 | bellard | #define ASM_SOFTMMU
|
22 | 2c0262af | bellard | #include "exec.h" |
23 | 2c0262af | bellard | |
24 | 2c0262af | bellard | /* n must be a constant to be efficient */
|
25 | 14ce26e7 | bellard | static inline target_long lshift(target_long x, int n) |
26 | 2c0262af | bellard | { |
27 | 2c0262af | bellard | if (n >= 0) |
28 | 2c0262af | bellard | return x << n;
|
29 | 2c0262af | bellard | else
|
30 | 2c0262af | bellard | return x >> (-n);
|
31 | 2c0262af | bellard | } |
32 | 2c0262af | bellard | |
33 | 2c0262af | bellard | /* we define the various pieces of code used by the JIT */
|
34 | 2c0262af | bellard | |
35 | 2c0262af | bellard | #define REG EAX
|
36 | 2c0262af | bellard | #define REGNAME _EAX
|
37 | 2c0262af | bellard | #include "opreg_template.h" |
38 | 2c0262af | bellard | #undef REG
|
39 | 2c0262af | bellard | #undef REGNAME
|
40 | 2c0262af | bellard | |
41 | 2c0262af | bellard | #define REG ECX
|
42 | 2c0262af | bellard | #define REGNAME _ECX
|
43 | 2c0262af | bellard | #include "opreg_template.h" |
44 | 2c0262af | bellard | #undef REG
|
45 | 2c0262af | bellard | #undef REGNAME
|
46 | 2c0262af | bellard | |
47 | 2c0262af | bellard | #define REG EDX
|
48 | 2c0262af | bellard | #define REGNAME _EDX
|
49 | 2c0262af | bellard | #include "opreg_template.h" |
50 | 2c0262af | bellard | #undef REG
|
51 | 2c0262af | bellard | #undef REGNAME
|
52 | 2c0262af | bellard | |
53 | 2c0262af | bellard | #define REG EBX
|
54 | 2c0262af | bellard | #define REGNAME _EBX
|
55 | 2c0262af | bellard | #include "opreg_template.h" |
56 | 2c0262af | bellard | #undef REG
|
57 | 2c0262af | bellard | #undef REGNAME
|
58 | 2c0262af | bellard | |
59 | 2c0262af | bellard | #define REG ESP
|
60 | 2c0262af | bellard | #define REGNAME _ESP
|
61 | 2c0262af | bellard | #include "opreg_template.h" |
62 | 2c0262af | bellard | #undef REG
|
63 | 2c0262af | bellard | #undef REGNAME
|
64 | 2c0262af | bellard | |
65 | 2c0262af | bellard | #define REG EBP
|
66 | 2c0262af | bellard | #define REGNAME _EBP
|
67 | 2c0262af | bellard | #include "opreg_template.h" |
68 | 2c0262af | bellard | #undef REG
|
69 | 2c0262af | bellard | #undef REGNAME
|
70 | 2c0262af | bellard | |
71 | 2c0262af | bellard | #define REG ESI
|
72 | 2c0262af | bellard | #define REGNAME _ESI
|
73 | 2c0262af | bellard | #include "opreg_template.h" |
74 | 2c0262af | bellard | #undef REG
|
75 | 2c0262af | bellard | #undef REGNAME
|
76 | 2c0262af | bellard | |
77 | 2c0262af | bellard | #define REG EDI
|
78 | 2c0262af | bellard | #define REGNAME _EDI
|
79 | 2c0262af | bellard | #include "opreg_template.h" |
80 | 2c0262af | bellard | #undef REG
|
81 | 2c0262af | bellard | #undef REGNAME
|
82 | 2c0262af | bellard | |
83 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
84 | 14ce26e7 | bellard | |
85 | 14ce26e7 | bellard | #define REG (env->regs[8]) |
86 | 14ce26e7 | bellard | #define REGNAME _R8
|
87 | 14ce26e7 | bellard | #include "opreg_template.h" |
88 | 14ce26e7 | bellard | #undef REG
|
89 | 14ce26e7 | bellard | #undef REGNAME
|
90 | 14ce26e7 | bellard | |
91 | 14ce26e7 | bellard | #define REG (env->regs[9]) |
92 | 14ce26e7 | bellard | #define REGNAME _R9
|
93 | 14ce26e7 | bellard | #include "opreg_template.h" |
94 | 14ce26e7 | bellard | #undef REG
|
95 | 14ce26e7 | bellard | #undef REGNAME
|
96 | 14ce26e7 | bellard | |
97 | 14ce26e7 | bellard | #define REG (env->regs[10]) |
98 | 14ce26e7 | bellard | #define REGNAME _R10
|
99 | 14ce26e7 | bellard | #include "opreg_template.h" |
100 | 14ce26e7 | bellard | #undef REG
|
101 | 14ce26e7 | bellard | #undef REGNAME
|
102 | 14ce26e7 | bellard | |
103 | 14ce26e7 | bellard | #define REG (env->regs[11]) |
104 | 14ce26e7 | bellard | #define REGNAME _R11
|
105 | 14ce26e7 | bellard | #include "opreg_template.h" |
106 | 14ce26e7 | bellard | #undef REG
|
107 | 14ce26e7 | bellard | #undef REGNAME
|
108 | 14ce26e7 | bellard | |
109 | 14ce26e7 | bellard | #define REG (env->regs[12]) |
110 | 14ce26e7 | bellard | #define REGNAME _R12
|
111 | 14ce26e7 | bellard | #include "opreg_template.h" |
112 | 14ce26e7 | bellard | #undef REG
|
113 | 14ce26e7 | bellard | #undef REGNAME
|
114 | 14ce26e7 | bellard | |
115 | 14ce26e7 | bellard | #define REG (env->regs[13]) |
116 | 14ce26e7 | bellard | #define REGNAME _R13
|
117 | 14ce26e7 | bellard | #include "opreg_template.h" |
118 | 14ce26e7 | bellard | #undef REG
|
119 | 14ce26e7 | bellard | #undef REGNAME
|
120 | 14ce26e7 | bellard | |
121 | 14ce26e7 | bellard | #define REG (env->regs[14]) |
122 | 14ce26e7 | bellard | #define REGNAME _R14
|
123 | 14ce26e7 | bellard | #include "opreg_template.h" |
124 | 14ce26e7 | bellard | #undef REG
|
125 | 14ce26e7 | bellard | #undef REGNAME
|
126 | 14ce26e7 | bellard | |
127 | 14ce26e7 | bellard | #define REG (env->regs[15]) |
128 | 14ce26e7 | bellard | #define REGNAME _R15
|
129 | 14ce26e7 | bellard | #include "opreg_template.h" |
130 | 14ce26e7 | bellard | #undef REG
|
131 | 14ce26e7 | bellard | #undef REGNAME
|
132 | 14ce26e7 | bellard | |
133 | 14ce26e7 | bellard | #endif
|
134 | 14ce26e7 | bellard | |
135 | 2c0262af | bellard | /* operations with flags */
|
136 | 2c0262af | bellard | |
137 | 2c0262af | bellard | /* update flags with T0 and T1 (add/sub case) */
|
138 | 2c0262af | bellard | void OPPROTO op_update2_cc(void) |
139 | 2c0262af | bellard | { |
140 | 2c0262af | bellard | CC_SRC = T1; |
141 | 2c0262af | bellard | CC_DST = T0; |
142 | 2c0262af | bellard | } |
143 | 2c0262af | bellard | |
144 | 2c0262af | bellard | /* update flags with T0 (logic operation case) */
|
145 | 2c0262af | bellard | void OPPROTO op_update1_cc(void) |
146 | 2c0262af | bellard | { |
147 | 2c0262af | bellard | CC_DST = T0; |
148 | 2c0262af | bellard | } |
149 | 2c0262af | bellard | |
150 | 2c0262af | bellard | void OPPROTO op_update_neg_cc(void) |
151 | 2c0262af | bellard | { |
152 | 2c0262af | bellard | CC_SRC = -T0; |
153 | 2c0262af | bellard | CC_DST = T0; |
154 | 2c0262af | bellard | } |
155 | 2c0262af | bellard | |
156 | 2c0262af | bellard | void OPPROTO op_cmpl_T0_T1_cc(void) |
157 | 2c0262af | bellard | { |
158 | 2c0262af | bellard | CC_SRC = T1; |
159 | 2c0262af | bellard | CC_DST = T0 - T1; |
160 | 2c0262af | bellard | } |
161 | 2c0262af | bellard | |
162 | 2c0262af | bellard | void OPPROTO op_update_inc_cc(void) |
163 | 2c0262af | bellard | { |
164 | 2c0262af | bellard | CC_SRC = cc_table[CC_OP].compute_c(); |
165 | 2c0262af | bellard | CC_DST = T0; |
166 | 2c0262af | bellard | } |
167 | 2c0262af | bellard | |
168 | 2c0262af | bellard | void OPPROTO op_testl_T0_T1_cc(void) |
169 | 2c0262af | bellard | { |
170 | 2c0262af | bellard | CC_DST = T0 & T1; |
171 | 2c0262af | bellard | } |
172 | 2c0262af | bellard | |
173 | 2c0262af | bellard | /* operations without flags */
|
174 | 2c0262af | bellard | |
175 | 2c0262af | bellard | void OPPROTO op_addl_T0_T1(void) |
176 | 2c0262af | bellard | { |
177 | 2c0262af | bellard | T0 += T1; |
178 | 2c0262af | bellard | } |
179 | 2c0262af | bellard | |
180 | 2c0262af | bellard | void OPPROTO op_orl_T0_T1(void) |
181 | 2c0262af | bellard | { |
182 | 2c0262af | bellard | T0 |= T1; |
183 | 2c0262af | bellard | } |
184 | 2c0262af | bellard | |
185 | 2c0262af | bellard | void OPPROTO op_andl_T0_T1(void) |
186 | 2c0262af | bellard | { |
187 | 2c0262af | bellard | T0 &= T1; |
188 | 2c0262af | bellard | } |
189 | 2c0262af | bellard | |
190 | 2c0262af | bellard | void OPPROTO op_subl_T0_T1(void) |
191 | 2c0262af | bellard | { |
192 | 2c0262af | bellard | T0 -= T1; |
193 | 2c0262af | bellard | } |
194 | 2c0262af | bellard | |
195 | 2c0262af | bellard | void OPPROTO op_xorl_T0_T1(void) |
196 | 2c0262af | bellard | { |
197 | 2c0262af | bellard | T0 ^= T1; |
198 | 2c0262af | bellard | } |
199 | 2c0262af | bellard | |
200 | 2c0262af | bellard | void OPPROTO op_negl_T0(void) |
201 | 2c0262af | bellard | { |
202 | 2c0262af | bellard | T0 = -T0; |
203 | 2c0262af | bellard | } |
204 | 2c0262af | bellard | |
205 | 2c0262af | bellard | void OPPROTO op_incl_T0(void) |
206 | 2c0262af | bellard | { |
207 | 2c0262af | bellard | T0++; |
208 | 2c0262af | bellard | } |
209 | 2c0262af | bellard | |
210 | 2c0262af | bellard | void OPPROTO op_decl_T0(void) |
211 | 2c0262af | bellard | { |
212 | 2c0262af | bellard | T0--; |
213 | 2c0262af | bellard | } |
214 | 2c0262af | bellard | |
215 | 2c0262af | bellard | void OPPROTO op_notl_T0(void) |
216 | 2c0262af | bellard | { |
217 | 2c0262af | bellard | T0 = ~T0; |
218 | 2c0262af | bellard | } |
219 | 2c0262af | bellard | |
220 | 2c0262af | bellard | void OPPROTO op_bswapl_T0(void) |
221 | 2c0262af | bellard | { |
222 | 2c0262af | bellard | T0 = bswap32(T0); |
223 | 2c0262af | bellard | } |
224 | 2c0262af | bellard | |
225 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
226 | 14ce26e7 | bellard | void OPPROTO op_bswapq_T0(void) |
227 | 14ce26e7 | bellard | { |
228 | 14ce26e7 | bellard | T0 = bswap64(T0); |
229 | 14ce26e7 | bellard | } |
230 | 14ce26e7 | bellard | #endif
|
231 | 14ce26e7 | bellard | |
232 | 2c0262af | bellard | /* multiply/divide */
|
233 | d36cd60e | bellard | |
234 | d36cd60e | bellard | /* XXX: add eflags optimizations */
|
235 | d36cd60e | bellard | /* XXX: add non P4 style flags */
|
236 | d36cd60e | bellard | |
237 | 2c0262af | bellard | void OPPROTO op_mulb_AL_T0(void) |
238 | 2c0262af | bellard | { |
239 | 2c0262af | bellard | unsigned int res; |
240 | 2c0262af | bellard | res = (uint8_t)EAX * (uint8_t)T0; |
241 | 14ce26e7 | bellard | EAX = (EAX & ~0xffff) | res;
|
242 | d36cd60e | bellard | CC_DST = res; |
243 | 2c0262af | bellard | CC_SRC = (res & 0xff00);
|
244 | 2c0262af | bellard | } |
245 | 2c0262af | bellard | |
246 | 2c0262af | bellard | void OPPROTO op_imulb_AL_T0(void) |
247 | 2c0262af | bellard | { |
248 | 2c0262af | bellard | int res;
|
249 | 2c0262af | bellard | res = (int8_t)EAX * (int8_t)T0; |
250 | 14ce26e7 | bellard | EAX = (EAX & ~0xffff) | (res & 0xffff); |
251 | d36cd60e | bellard | CC_DST = res; |
252 | 2c0262af | bellard | CC_SRC = (res != (int8_t)res); |
253 | 2c0262af | bellard | } |
254 | 2c0262af | bellard | |
255 | 2c0262af | bellard | void OPPROTO op_mulw_AX_T0(void) |
256 | 2c0262af | bellard | { |
257 | 2c0262af | bellard | unsigned int res; |
258 | 2c0262af | bellard | res = (uint16_t)EAX * (uint16_t)T0; |
259 | 14ce26e7 | bellard | EAX = (EAX & ~0xffff) | (res & 0xffff); |
260 | 14ce26e7 | bellard | EDX = (EDX & ~0xffff) | ((res >> 16) & 0xffff); |
261 | d36cd60e | bellard | CC_DST = res; |
262 | 2c0262af | bellard | CC_SRC = res >> 16;
|
263 | 2c0262af | bellard | } |
264 | 2c0262af | bellard | |
265 | 2c0262af | bellard | void OPPROTO op_imulw_AX_T0(void) |
266 | 2c0262af | bellard | { |
267 | 2c0262af | bellard | int res;
|
268 | 2c0262af | bellard | res = (int16_t)EAX * (int16_t)T0; |
269 | 14ce26e7 | bellard | EAX = (EAX & ~0xffff) | (res & 0xffff); |
270 | 14ce26e7 | bellard | EDX = (EDX & ~0xffff) | ((res >> 16) & 0xffff); |
271 | d36cd60e | bellard | CC_DST = res; |
272 | 2c0262af | bellard | CC_SRC = (res != (int16_t)res); |
273 | 2c0262af | bellard | } |
274 | 2c0262af | bellard | |
275 | 2c0262af | bellard | void OPPROTO op_mull_EAX_T0(void) |
276 | 2c0262af | bellard | { |
277 | 2c0262af | bellard | uint64_t res; |
278 | 2c0262af | bellard | res = (uint64_t)((uint32_t)EAX) * (uint64_t)((uint32_t)T0); |
279 | 14ce26e7 | bellard | EAX = (uint32_t)res; |
280 | 14ce26e7 | bellard | EDX = (uint32_t)(res >> 32);
|
281 | 14ce26e7 | bellard | CC_DST = (uint32_t)res; |
282 | 14ce26e7 | bellard | CC_SRC = (uint32_t)(res >> 32);
|
283 | 2c0262af | bellard | } |
284 | 2c0262af | bellard | |
285 | 2c0262af | bellard | void OPPROTO op_imull_EAX_T0(void) |
286 | 2c0262af | bellard | { |
287 | 2c0262af | bellard | int64_t res; |
288 | 2c0262af | bellard | res = (int64_t)((int32_t)EAX) * (int64_t)((int32_t)T0); |
289 | 31313213 | bellard | EAX = (uint32_t)(res); |
290 | 31313213 | bellard | EDX = (uint32_t)(res >> 32);
|
291 | d36cd60e | bellard | CC_DST = res; |
292 | 2c0262af | bellard | CC_SRC = (res != (int32_t)res); |
293 | 2c0262af | bellard | } |
294 | 2c0262af | bellard | |
295 | 2c0262af | bellard | void OPPROTO op_imulw_T0_T1(void) |
296 | 2c0262af | bellard | { |
297 | 2c0262af | bellard | int res;
|
298 | 2c0262af | bellard | res = (int16_t)T0 * (int16_t)T1; |
299 | 2c0262af | bellard | T0 = res; |
300 | d36cd60e | bellard | CC_DST = res; |
301 | 2c0262af | bellard | CC_SRC = (res != (int16_t)res); |
302 | 2c0262af | bellard | } |
303 | 2c0262af | bellard | |
304 | 2c0262af | bellard | void OPPROTO op_imull_T0_T1(void) |
305 | 2c0262af | bellard | { |
306 | 2c0262af | bellard | int64_t res; |
307 | 2c0262af | bellard | res = (int64_t)((int32_t)T0) * (int64_t)((int32_t)T1); |
308 | 2c0262af | bellard | T0 = res; |
309 | d36cd60e | bellard | CC_DST = res; |
310 | 2c0262af | bellard | CC_SRC = (res != (int32_t)res); |
311 | 2c0262af | bellard | } |
312 | 2c0262af | bellard | |
313 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
314 | 14ce26e7 | bellard | void OPPROTO op_mulq_EAX_T0(void) |
315 | 14ce26e7 | bellard | { |
316 | 14ce26e7 | bellard | helper_mulq_EAX_T0(); |
317 | 14ce26e7 | bellard | } |
318 | 14ce26e7 | bellard | |
319 | 14ce26e7 | bellard | void OPPROTO op_imulq_EAX_T0(void) |
320 | 14ce26e7 | bellard | { |
321 | 14ce26e7 | bellard | helper_imulq_EAX_T0(); |
322 | 14ce26e7 | bellard | } |
323 | 14ce26e7 | bellard | |
324 | 14ce26e7 | bellard | void OPPROTO op_imulq_T0_T1(void) |
325 | 14ce26e7 | bellard | { |
326 | 14ce26e7 | bellard | helper_imulq_T0_T1(); |
327 | 14ce26e7 | bellard | } |
328 | 14ce26e7 | bellard | #endif
|
329 | 14ce26e7 | bellard | |
330 | 2c0262af | bellard | /* division, flags are undefined */
|
331 | 2c0262af | bellard | |
332 | 2c0262af | bellard | void OPPROTO op_divb_AL_T0(void) |
333 | 2c0262af | bellard | { |
334 | 2c0262af | bellard | unsigned int num, den, q, r; |
335 | 2c0262af | bellard | |
336 | 2c0262af | bellard | num = (EAX & 0xffff);
|
337 | 2c0262af | bellard | den = (T0 & 0xff);
|
338 | 2c0262af | bellard | if (den == 0) { |
339 | 2c0262af | bellard | raise_exception(EXCP00_DIVZ); |
340 | 2c0262af | bellard | } |
341 | 45bbbb46 | bellard | q = (num / den); |
342 | 45bbbb46 | bellard | if (q > 0xff) |
343 | 45bbbb46 | bellard | raise_exception(EXCP00_DIVZ); |
344 | 45bbbb46 | bellard | q &= 0xff;
|
345 | 2c0262af | bellard | r = (num % den) & 0xff;
|
346 | 14ce26e7 | bellard | EAX = (EAX & ~0xffff) | (r << 8) | q; |
347 | 2c0262af | bellard | } |
348 | 2c0262af | bellard | |
349 | 2c0262af | bellard | void OPPROTO op_idivb_AL_T0(void) |
350 | 2c0262af | bellard | { |
351 | 2c0262af | bellard | int num, den, q, r;
|
352 | 2c0262af | bellard | |
353 | 2c0262af | bellard | num = (int16_t)EAX; |
354 | 2c0262af | bellard | den = (int8_t)T0; |
355 | 2c0262af | bellard | if (den == 0) { |
356 | 2c0262af | bellard | raise_exception(EXCP00_DIVZ); |
357 | 2c0262af | bellard | } |
358 | 45bbbb46 | bellard | q = (num / den); |
359 | 45bbbb46 | bellard | if (q != (int8_t)q)
|
360 | 45bbbb46 | bellard | raise_exception(EXCP00_DIVZ); |
361 | 45bbbb46 | bellard | q &= 0xff;
|
362 | 2c0262af | bellard | r = (num % den) & 0xff;
|
363 | 14ce26e7 | bellard | EAX = (EAX & ~0xffff) | (r << 8) | q; |
364 | 2c0262af | bellard | } |
365 | 2c0262af | bellard | |
366 | 2c0262af | bellard | void OPPROTO op_divw_AX_T0(void) |
367 | 2c0262af | bellard | { |
368 | 2c0262af | bellard | unsigned int num, den, q, r; |
369 | 2c0262af | bellard | |
370 | 2c0262af | bellard | num = (EAX & 0xffff) | ((EDX & 0xffff) << 16); |
371 | 2c0262af | bellard | den = (T0 & 0xffff);
|
372 | 2c0262af | bellard | if (den == 0) { |
373 | 2c0262af | bellard | raise_exception(EXCP00_DIVZ); |
374 | 2c0262af | bellard | } |
375 | 45bbbb46 | bellard | q = (num / den); |
376 | 45bbbb46 | bellard | if (q > 0xffff) |
377 | 45bbbb46 | bellard | raise_exception(EXCP00_DIVZ); |
378 | 45bbbb46 | bellard | q &= 0xffff;
|
379 | 2c0262af | bellard | r = (num % den) & 0xffff;
|
380 | 14ce26e7 | bellard | EAX = (EAX & ~0xffff) | q;
|
381 | 14ce26e7 | bellard | EDX = (EDX & ~0xffff) | r;
|
382 | 2c0262af | bellard | } |
383 | 2c0262af | bellard | |
384 | 2c0262af | bellard | void OPPROTO op_idivw_AX_T0(void) |
385 | 2c0262af | bellard | { |
386 | 2c0262af | bellard | int num, den, q, r;
|
387 | 2c0262af | bellard | |
388 | 2c0262af | bellard | num = (EAX & 0xffff) | ((EDX & 0xffff) << 16); |
389 | 2c0262af | bellard | den = (int16_t)T0; |
390 | 2c0262af | bellard | if (den == 0) { |
391 | 2c0262af | bellard | raise_exception(EXCP00_DIVZ); |
392 | 2c0262af | bellard | } |
393 | 45bbbb46 | bellard | q = (num / den); |
394 | 45bbbb46 | bellard | if (q != (int16_t)q)
|
395 | 45bbbb46 | bellard | raise_exception(EXCP00_DIVZ); |
396 | 45bbbb46 | bellard | q &= 0xffff;
|
397 | 2c0262af | bellard | r = (num % den) & 0xffff;
|
398 | 14ce26e7 | bellard | EAX = (EAX & ~0xffff) | q;
|
399 | 14ce26e7 | bellard | EDX = (EDX & ~0xffff) | r;
|
400 | 2c0262af | bellard | } |
401 | 2c0262af | bellard | |
402 | 2c0262af | bellard | void OPPROTO op_divl_EAX_T0(void) |
403 | 2c0262af | bellard | { |
404 | 14ce26e7 | bellard | helper_divl_EAX_T0(); |
405 | 2c0262af | bellard | } |
406 | 2c0262af | bellard | |
407 | 2c0262af | bellard | void OPPROTO op_idivl_EAX_T0(void) |
408 | 2c0262af | bellard | { |
409 | 14ce26e7 | bellard | helper_idivl_EAX_T0(); |
410 | 2c0262af | bellard | } |
411 | 2c0262af | bellard | |
412 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
413 | 14ce26e7 | bellard | void OPPROTO op_divq_EAX_T0(void) |
414 | 14ce26e7 | bellard | { |
415 | 14ce26e7 | bellard | helper_divq_EAX_T0(); |
416 | 14ce26e7 | bellard | } |
417 | 14ce26e7 | bellard | |
418 | 14ce26e7 | bellard | void OPPROTO op_idivq_EAX_T0(void) |
419 | 14ce26e7 | bellard | { |
420 | 14ce26e7 | bellard | helper_idivq_EAX_T0(); |
421 | 14ce26e7 | bellard | } |
422 | 14ce26e7 | bellard | #endif
|
423 | 14ce26e7 | bellard | |
424 | 2c0262af | bellard | /* constant load & misc op */
|
425 | 2c0262af | bellard | |
426 | 14ce26e7 | bellard | /* XXX: consistent names */
|
427 | 14ce26e7 | bellard | void OPPROTO op_movl_T0_imu(void) |
428 | 14ce26e7 | bellard | { |
429 | 14ce26e7 | bellard | T0 = (uint32_t)PARAM1; |
430 | 14ce26e7 | bellard | } |
431 | 14ce26e7 | bellard | |
432 | 2c0262af | bellard | void OPPROTO op_movl_T0_im(void) |
433 | 2c0262af | bellard | { |
434 | 14ce26e7 | bellard | T0 = (int32_t)PARAM1; |
435 | 2c0262af | bellard | } |
436 | 2c0262af | bellard | |
437 | 2c0262af | bellard | void OPPROTO op_addl_T0_im(void) |
438 | 2c0262af | bellard | { |
439 | 2c0262af | bellard | T0 += PARAM1; |
440 | 2c0262af | bellard | } |
441 | 2c0262af | bellard | |
442 | 2c0262af | bellard | void OPPROTO op_andl_T0_ffff(void) |
443 | 2c0262af | bellard | { |
444 | 2c0262af | bellard | T0 = T0 & 0xffff;
|
445 | 2c0262af | bellard | } |
446 | 2c0262af | bellard | |
447 | 2c0262af | bellard | void OPPROTO op_andl_T0_im(void) |
448 | 2c0262af | bellard | { |
449 | 2c0262af | bellard | T0 = T0 & PARAM1; |
450 | 2c0262af | bellard | } |
451 | 2c0262af | bellard | |
452 | 2c0262af | bellard | void OPPROTO op_movl_T0_T1(void) |
453 | 2c0262af | bellard | { |
454 | 2c0262af | bellard | T0 = T1; |
455 | 2c0262af | bellard | } |
456 | 2c0262af | bellard | |
457 | 14ce26e7 | bellard | void OPPROTO op_movl_T1_imu(void) |
458 | 14ce26e7 | bellard | { |
459 | 14ce26e7 | bellard | T1 = (uint32_t)PARAM1; |
460 | 14ce26e7 | bellard | } |
461 | 14ce26e7 | bellard | |
462 | 2c0262af | bellard | void OPPROTO op_movl_T1_im(void) |
463 | 2c0262af | bellard | { |
464 | 14ce26e7 | bellard | T1 = (int32_t)PARAM1; |
465 | 2c0262af | bellard | } |
466 | 2c0262af | bellard | |
467 | 2c0262af | bellard | void OPPROTO op_addl_T1_im(void) |
468 | 2c0262af | bellard | { |
469 | 2c0262af | bellard | T1 += PARAM1; |
470 | 2c0262af | bellard | } |
471 | 2c0262af | bellard | |
472 | 2c0262af | bellard | void OPPROTO op_movl_T1_A0(void) |
473 | 2c0262af | bellard | { |
474 | 2c0262af | bellard | T1 = A0; |
475 | 2c0262af | bellard | } |
476 | 2c0262af | bellard | |
477 | 2c0262af | bellard | void OPPROTO op_movl_A0_im(void) |
478 | 2c0262af | bellard | { |
479 | 14ce26e7 | bellard | A0 = (uint32_t)PARAM1; |
480 | 2c0262af | bellard | } |
481 | 2c0262af | bellard | |
482 | 2c0262af | bellard | void OPPROTO op_addl_A0_im(void) |
483 | 2c0262af | bellard | { |
484 | 14ce26e7 | bellard | A0 = (uint32_t)(A0 + PARAM1); |
485 | 14ce26e7 | bellard | } |
486 | 14ce26e7 | bellard | |
487 | 14ce26e7 | bellard | void OPPROTO op_movl_A0_seg(void) |
488 | 14ce26e7 | bellard | { |
489 | 14ce26e7 | bellard | A0 = (uint32_t)*(target_ulong *)((char *)env + PARAM1);
|
490 | 14ce26e7 | bellard | } |
491 | 14ce26e7 | bellard | |
492 | 14ce26e7 | bellard | void OPPROTO op_addl_A0_seg(void) |
493 | 14ce26e7 | bellard | { |
494 | 14ce26e7 | bellard | A0 = (uint32_t)(A0 + *(target_ulong *)((char *)env + PARAM1));
|
495 | 2c0262af | bellard | } |
496 | 2c0262af | bellard | |
497 | 2c0262af | bellard | void OPPROTO op_addl_A0_AL(void) |
498 | 2c0262af | bellard | { |
499 | 14ce26e7 | bellard | A0 = (uint32_t)(A0 + (EAX & 0xff));
|
500 | 14ce26e7 | bellard | } |
501 | 14ce26e7 | bellard | |
502 | 14ce26e7 | bellard | #ifdef WORDS_BIGENDIAN
|
503 | 14ce26e7 | bellard | typedef union UREG64 { |
504 | 14ce26e7 | bellard | struct { uint16_t v3, v2, v1, v0; } w;
|
505 | 14ce26e7 | bellard | struct { uint32_t v1, v0; } l;
|
506 | 14ce26e7 | bellard | uint64_t q; |
507 | 14ce26e7 | bellard | } UREG64; |
508 | 14ce26e7 | bellard | #else
|
509 | 14ce26e7 | bellard | typedef union UREG64 { |
510 | 14ce26e7 | bellard | struct { uint16_t v0, v1, v2, v3; } w;
|
511 | 14ce26e7 | bellard | struct { uint32_t v0, v1; } l;
|
512 | 14ce26e7 | bellard | uint64_t q; |
513 | 14ce26e7 | bellard | } UREG64; |
514 | 14ce26e7 | bellard | #endif
|
515 | 14ce26e7 | bellard | |
516 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
517 | 14ce26e7 | bellard | |
518 | 14ce26e7 | bellard | #define PARAMQ1 \
|
519 | 14ce26e7 | bellard | ({\ |
520 | 14ce26e7 | bellard | UREG64 __p;\ |
521 | 14ce26e7 | bellard | __p.l.v1 = PARAM1;\ |
522 | 14ce26e7 | bellard | __p.l.v0 = PARAM2;\ |
523 | 14ce26e7 | bellard | __p.q;\ |
524 | 14ce26e7 | bellard | }) |
525 | 14ce26e7 | bellard | |
526 | 14ce26e7 | bellard | void OPPROTO op_movq_T0_im64(void) |
527 | 14ce26e7 | bellard | { |
528 | 14ce26e7 | bellard | T0 = PARAMQ1; |
529 | 2c0262af | bellard | } |
530 | 2c0262af | bellard | |
531 | 1ef38687 | bellard | void OPPROTO op_movq_T1_im64(void) |
532 | 1ef38687 | bellard | { |
533 | 1ef38687 | bellard | T1 = PARAMQ1; |
534 | 1ef38687 | bellard | } |
535 | 1ef38687 | bellard | |
536 | 14ce26e7 | bellard | void OPPROTO op_movq_A0_im(void) |
537 | 14ce26e7 | bellard | { |
538 | 14ce26e7 | bellard | A0 = (int32_t)PARAM1; |
539 | 14ce26e7 | bellard | } |
540 | 14ce26e7 | bellard | |
541 | 14ce26e7 | bellard | void OPPROTO op_movq_A0_im64(void) |
542 | 14ce26e7 | bellard | { |
543 | 14ce26e7 | bellard | A0 = PARAMQ1; |
544 | 14ce26e7 | bellard | } |
545 | 14ce26e7 | bellard | |
546 | 14ce26e7 | bellard | void OPPROTO op_addq_A0_im(void) |
547 | 14ce26e7 | bellard | { |
548 | 14ce26e7 | bellard | A0 = (A0 + (int32_t)PARAM1); |
549 | 14ce26e7 | bellard | } |
550 | 14ce26e7 | bellard | |
551 | 14ce26e7 | bellard | void OPPROTO op_addq_A0_im64(void) |
552 | 14ce26e7 | bellard | { |
553 | 14ce26e7 | bellard | A0 = (A0 + PARAMQ1); |
554 | 14ce26e7 | bellard | } |
555 | 14ce26e7 | bellard | |
556 | 14ce26e7 | bellard | void OPPROTO op_movq_A0_seg(void) |
557 | 14ce26e7 | bellard | { |
558 | 14ce26e7 | bellard | A0 = *(target_ulong *)((char *)env + PARAM1);
|
559 | 14ce26e7 | bellard | } |
560 | 14ce26e7 | bellard | |
561 | 14ce26e7 | bellard | void OPPROTO op_addq_A0_seg(void) |
562 | 14ce26e7 | bellard | { |
563 | 14ce26e7 | bellard | A0 += *(target_ulong *)((char *)env + PARAM1);
|
564 | 14ce26e7 | bellard | } |
565 | 14ce26e7 | bellard | |
566 | 14ce26e7 | bellard | void OPPROTO op_addq_A0_AL(void) |
567 | 14ce26e7 | bellard | { |
568 | 14ce26e7 | bellard | A0 = (A0 + (EAX & 0xff));
|
569 | 14ce26e7 | bellard | } |
570 | 14ce26e7 | bellard | |
571 | 14ce26e7 | bellard | #endif
|
572 | 14ce26e7 | bellard | |
573 | 2c0262af | bellard | void OPPROTO op_andl_A0_ffff(void) |
574 | 2c0262af | bellard | { |
575 | 2c0262af | bellard | A0 = A0 & 0xffff;
|
576 | 2c0262af | bellard | } |
577 | 2c0262af | bellard | |
578 | 2c0262af | bellard | /* memory access */
|
579 | 2c0262af | bellard | |
580 | 61382a50 | bellard | #define MEMSUFFIX _raw
|
581 | 2c0262af | bellard | #include "ops_mem.h" |
582 | 2c0262af | bellard | |
583 | 61382a50 | bellard | #if !defined(CONFIG_USER_ONLY)
|
584 | f68dd770 | bellard | #define MEMSUFFIX _kernel
|
585 | 2c0262af | bellard | #include "ops_mem.h" |
586 | 2c0262af | bellard | |
587 | f68dd770 | bellard | #define MEMSUFFIX _user
|
588 | 2c0262af | bellard | #include "ops_mem.h" |
589 | 61382a50 | bellard | #endif
|
590 | 2c0262af | bellard | |
591 | 14ce26e7 | bellard | /* indirect jump */
|
592 | 2c0262af | bellard | |
593 | 14ce26e7 | bellard | void OPPROTO op_jmp_T0(void) |
594 | 2c0262af | bellard | { |
595 | 14ce26e7 | bellard | EIP = T0; |
596 | 2c0262af | bellard | } |
597 | 2c0262af | bellard | |
598 | 14ce26e7 | bellard | void OPPROTO op_movl_eip_im(void) |
599 | 2c0262af | bellard | { |
600 | 14ce26e7 | bellard | EIP = (uint32_t)PARAM1; |
601 | 2c0262af | bellard | } |
602 | 2c0262af | bellard | |
603 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
604 | 14ce26e7 | bellard | void OPPROTO op_movq_eip_im(void) |
605 | 2c0262af | bellard | { |
606 | 14ce26e7 | bellard | EIP = (int32_t)PARAM1; |
607 | 2c0262af | bellard | } |
608 | 2c0262af | bellard | |
609 | 14ce26e7 | bellard | void OPPROTO op_movq_eip_im64(void) |
610 | 2c0262af | bellard | { |
611 | 14ce26e7 | bellard | EIP = PARAMQ1; |
612 | 2c0262af | bellard | } |
613 | 14ce26e7 | bellard | #endif
|
614 | 2c0262af | bellard | |
615 | 2c0262af | bellard | void OPPROTO op_hlt(void) |
616 | 2c0262af | bellard | { |
617 | acf5feac | bellard | env->hflags &= ~HF_INHIBIT_IRQ_MASK; /* needed if sti is just before */
|
618 | d2ac63e0 | bellard | env->hflags |= HF_HALTED_MASK; |
619 | 2c0262af | bellard | env->exception_index = EXCP_HLT; |
620 | 2c0262af | bellard | cpu_loop_exit(); |
621 | 2c0262af | bellard | } |
622 | 2c0262af | bellard | |
623 | 2c0262af | bellard | void OPPROTO op_debug(void) |
624 | 2c0262af | bellard | { |
625 | 2c0262af | bellard | env->exception_index = EXCP_DEBUG; |
626 | 2c0262af | bellard | cpu_loop_exit(); |
627 | 2c0262af | bellard | } |
628 | 2c0262af | bellard | |
629 | 2c0262af | bellard | void OPPROTO op_raise_interrupt(void) |
630 | 2c0262af | bellard | { |
631 | a8ede8ba | bellard | int intno, next_eip_addend;
|
632 | 2c0262af | bellard | intno = PARAM1; |
633 | a8ede8ba | bellard | next_eip_addend = PARAM2; |
634 | a8ede8ba | bellard | raise_interrupt(intno, 1, 0, next_eip_addend); |
635 | 2c0262af | bellard | } |
636 | 2c0262af | bellard | |
637 | 2c0262af | bellard | void OPPROTO op_raise_exception(void) |
638 | 2c0262af | bellard | { |
639 | 2c0262af | bellard | int exception_index;
|
640 | 2c0262af | bellard | exception_index = PARAM1; |
641 | 2c0262af | bellard | raise_exception(exception_index); |
642 | 2c0262af | bellard | } |
643 | 2c0262af | bellard | |
644 | 2c0262af | bellard | void OPPROTO op_into(void) |
645 | 2c0262af | bellard | { |
646 | 2c0262af | bellard | int eflags;
|
647 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
648 | 2c0262af | bellard | if (eflags & CC_O) {
|
649 | 2c0262af | bellard | raise_interrupt(EXCP04_INTO, 1, 0, PARAM1); |
650 | 2c0262af | bellard | } |
651 | 2c0262af | bellard | FORCE_RET(); |
652 | 2c0262af | bellard | } |
653 | 2c0262af | bellard | |
654 | 2c0262af | bellard | void OPPROTO op_cli(void) |
655 | 2c0262af | bellard | { |
656 | 2c0262af | bellard | env->eflags &= ~IF_MASK; |
657 | 2c0262af | bellard | } |
658 | 2c0262af | bellard | |
659 | 2c0262af | bellard | void OPPROTO op_sti(void) |
660 | 2c0262af | bellard | { |
661 | 2c0262af | bellard | env->eflags |= IF_MASK; |
662 | 2c0262af | bellard | } |
663 | 2c0262af | bellard | |
664 | 2c0262af | bellard | void OPPROTO op_set_inhibit_irq(void) |
665 | 2c0262af | bellard | { |
666 | 2c0262af | bellard | env->hflags |= HF_INHIBIT_IRQ_MASK; |
667 | 2c0262af | bellard | } |
668 | 2c0262af | bellard | |
669 | 2c0262af | bellard | void OPPROTO op_reset_inhibit_irq(void) |
670 | 2c0262af | bellard | { |
671 | 2c0262af | bellard | env->hflags &= ~HF_INHIBIT_IRQ_MASK; |
672 | 2c0262af | bellard | } |
673 | 2c0262af | bellard | |
674 | 2c0262af | bellard | #if 0
|
675 | 2c0262af | bellard | /* vm86plus instructions */
|
676 | 2c0262af | bellard | void OPPROTO op_cli_vm(void)
|
677 | 2c0262af | bellard | {
|
678 | 2c0262af | bellard | env->eflags &= ~VIF_MASK;
|
679 | 2c0262af | bellard | }
|
680 | 2c0262af | bellard | |
681 | 2c0262af | bellard | void OPPROTO op_sti_vm(void)
|
682 | 2c0262af | bellard | {
|
683 | 2c0262af | bellard | env->eflags |= VIF_MASK;
|
684 | 2c0262af | bellard | if (env->eflags & VIP_MASK) {
|
685 | 2c0262af | bellard | EIP = PARAM1;
|
686 | 2c0262af | bellard | raise_exception(EXCP0D_GPF);
|
687 | 2c0262af | bellard | }
|
688 | 2c0262af | bellard | FORCE_RET();
|
689 | 2c0262af | bellard | }
|
690 | 2c0262af | bellard | #endif
|
691 | 2c0262af | bellard | |
692 | 2c0262af | bellard | void OPPROTO op_boundw(void) |
693 | 2c0262af | bellard | { |
694 | 2c0262af | bellard | int low, high, v;
|
695 | 14ce26e7 | bellard | low = ldsw(A0); |
696 | 14ce26e7 | bellard | high = ldsw(A0 + 2);
|
697 | 2c0262af | bellard | v = (int16_t)T0; |
698 | 2c0262af | bellard | if (v < low || v > high) {
|
699 | 2c0262af | bellard | raise_exception(EXCP05_BOUND); |
700 | 2c0262af | bellard | } |
701 | 2c0262af | bellard | FORCE_RET(); |
702 | 2c0262af | bellard | } |
703 | 2c0262af | bellard | |
704 | 2c0262af | bellard | void OPPROTO op_boundl(void) |
705 | 2c0262af | bellard | { |
706 | 2c0262af | bellard | int low, high, v;
|
707 | 14ce26e7 | bellard | low = ldl(A0); |
708 | 14ce26e7 | bellard | high = ldl(A0 + 4);
|
709 | 2c0262af | bellard | v = T0; |
710 | 2c0262af | bellard | if (v < low || v > high) {
|
711 | 2c0262af | bellard | raise_exception(EXCP05_BOUND); |
712 | 2c0262af | bellard | } |
713 | 2c0262af | bellard | FORCE_RET(); |
714 | 2c0262af | bellard | } |
715 | 2c0262af | bellard | |
716 | 2c0262af | bellard | void OPPROTO op_cmpxchg8b(void) |
717 | 2c0262af | bellard | { |
718 | 2c0262af | bellard | helper_cmpxchg8b(); |
719 | 2c0262af | bellard | } |
720 | 2c0262af | bellard | |
721 | 2c0262af | bellard | void OPPROTO op_movl_T0_0(void) |
722 | 2c0262af | bellard | { |
723 | 2c0262af | bellard | T0 = 0;
|
724 | 2c0262af | bellard | } |
725 | 2c0262af | bellard | |
726 | 2c0262af | bellard | void OPPROTO op_exit_tb(void) |
727 | 2c0262af | bellard | { |
728 | 2c0262af | bellard | EXIT_TB(); |
729 | 2c0262af | bellard | } |
730 | 2c0262af | bellard | |
731 | 2c0262af | bellard | /* multiple size ops */
|
732 | 2c0262af | bellard | |
733 | 2c0262af | bellard | #define ldul ldl
|
734 | 2c0262af | bellard | |
735 | 2c0262af | bellard | #define SHIFT 0 |
736 | 2c0262af | bellard | #include "ops_template.h" |
737 | 2c0262af | bellard | #undef SHIFT
|
738 | 2c0262af | bellard | |
739 | 2c0262af | bellard | #define SHIFT 1 |
740 | 2c0262af | bellard | #include "ops_template.h" |
741 | 2c0262af | bellard | #undef SHIFT
|
742 | 2c0262af | bellard | |
743 | 2c0262af | bellard | #define SHIFT 2 |
744 | 2c0262af | bellard | #include "ops_template.h" |
745 | 2c0262af | bellard | #undef SHIFT
|
746 | 2c0262af | bellard | |
747 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
748 | 14ce26e7 | bellard | |
749 | 14ce26e7 | bellard | #define SHIFT 3 |
750 | 14ce26e7 | bellard | #include "ops_template.h" |
751 | 14ce26e7 | bellard | #undef SHIFT
|
752 | 14ce26e7 | bellard | |
753 | 14ce26e7 | bellard | #endif
|
754 | 14ce26e7 | bellard | |
755 | 2c0262af | bellard | /* sign extend */
|
756 | 2c0262af | bellard | |
757 | 2c0262af | bellard | void OPPROTO op_movsbl_T0_T0(void) |
758 | 2c0262af | bellard | { |
759 | 2c0262af | bellard | T0 = (int8_t)T0; |
760 | 2c0262af | bellard | } |
761 | 2c0262af | bellard | |
762 | 2c0262af | bellard | void OPPROTO op_movzbl_T0_T0(void) |
763 | 2c0262af | bellard | { |
764 | 2c0262af | bellard | T0 = (uint8_t)T0; |
765 | 2c0262af | bellard | } |
766 | 2c0262af | bellard | |
767 | 2c0262af | bellard | void OPPROTO op_movswl_T0_T0(void) |
768 | 2c0262af | bellard | { |
769 | 2c0262af | bellard | T0 = (int16_t)T0; |
770 | 2c0262af | bellard | } |
771 | 2c0262af | bellard | |
772 | 2c0262af | bellard | void OPPROTO op_movzwl_T0_T0(void) |
773 | 2c0262af | bellard | { |
774 | 2c0262af | bellard | T0 = (uint16_t)T0; |
775 | 2c0262af | bellard | } |
776 | 2c0262af | bellard | |
777 | 2c0262af | bellard | void OPPROTO op_movswl_EAX_AX(void) |
778 | 2c0262af | bellard | { |
779 | 2c0262af | bellard | EAX = (int16_t)EAX; |
780 | 2c0262af | bellard | } |
781 | 2c0262af | bellard | |
782 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
783 | 664e0f19 | bellard | void OPPROTO op_movslq_T0_T0(void) |
784 | 664e0f19 | bellard | { |
785 | 664e0f19 | bellard | T0 = (int32_t)T0; |
786 | 664e0f19 | bellard | } |
787 | 664e0f19 | bellard | |
788 | 14ce26e7 | bellard | void OPPROTO op_movslq_RAX_EAX(void) |
789 | 14ce26e7 | bellard | { |
790 | 14ce26e7 | bellard | EAX = (int32_t)EAX; |
791 | 14ce26e7 | bellard | } |
792 | 14ce26e7 | bellard | #endif
|
793 | 14ce26e7 | bellard | |
794 | 2c0262af | bellard | void OPPROTO op_movsbw_AX_AL(void) |
795 | 2c0262af | bellard | { |
796 | 14ce26e7 | bellard | EAX = (EAX & ~0xffff) | ((int8_t)EAX & 0xffff); |
797 | 2c0262af | bellard | } |
798 | 2c0262af | bellard | |
799 | 2c0262af | bellard | void OPPROTO op_movslq_EDX_EAX(void) |
800 | 2c0262af | bellard | { |
801 | 2c0262af | bellard | EDX = (int32_t)EAX >> 31;
|
802 | 2c0262af | bellard | } |
803 | 2c0262af | bellard | |
804 | 2c0262af | bellard | void OPPROTO op_movswl_DX_AX(void) |
805 | 2c0262af | bellard | { |
806 | 14ce26e7 | bellard | EDX = (EDX & ~0xffff) | (((int16_t)EAX >> 15) & 0xffff); |
807 | 14ce26e7 | bellard | } |
808 | 14ce26e7 | bellard | |
809 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
810 | 14ce26e7 | bellard | void OPPROTO op_movsqo_RDX_RAX(void) |
811 | 14ce26e7 | bellard | { |
812 | 14ce26e7 | bellard | EDX = (int64_t)EAX >> 63;
|
813 | 2c0262af | bellard | } |
814 | 14ce26e7 | bellard | #endif
|
815 | 2c0262af | bellard | |
816 | 2c0262af | bellard | /* string ops helpers */
|
817 | 2c0262af | bellard | |
818 | 2c0262af | bellard | void OPPROTO op_addl_ESI_T0(void) |
819 | 2c0262af | bellard | { |
820 | 14ce26e7 | bellard | ESI = (uint32_t)(ESI + T0); |
821 | 2c0262af | bellard | } |
822 | 2c0262af | bellard | |
823 | 2c0262af | bellard | void OPPROTO op_addw_ESI_T0(void) |
824 | 2c0262af | bellard | { |
825 | 2c0262af | bellard | ESI = (ESI & ~0xffff) | ((ESI + T0) & 0xffff); |
826 | 2c0262af | bellard | } |
827 | 2c0262af | bellard | |
828 | 2c0262af | bellard | void OPPROTO op_addl_EDI_T0(void) |
829 | 2c0262af | bellard | { |
830 | 14ce26e7 | bellard | EDI = (uint32_t)(EDI + T0); |
831 | 2c0262af | bellard | } |
832 | 2c0262af | bellard | |
833 | 2c0262af | bellard | void OPPROTO op_addw_EDI_T0(void) |
834 | 2c0262af | bellard | { |
835 | 2c0262af | bellard | EDI = (EDI & ~0xffff) | ((EDI + T0) & 0xffff); |
836 | 2c0262af | bellard | } |
837 | 2c0262af | bellard | |
838 | 2c0262af | bellard | void OPPROTO op_decl_ECX(void) |
839 | 2c0262af | bellard | { |
840 | 14ce26e7 | bellard | ECX = (uint32_t)(ECX - 1);
|
841 | 2c0262af | bellard | } |
842 | 2c0262af | bellard | |
843 | 2c0262af | bellard | void OPPROTO op_decw_ECX(void) |
844 | 2c0262af | bellard | { |
845 | 2c0262af | bellard | ECX = (ECX & ~0xffff) | ((ECX - 1) & 0xffff); |
846 | 2c0262af | bellard | } |
847 | 2c0262af | bellard | |
848 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
849 | 14ce26e7 | bellard | void OPPROTO op_addq_ESI_T0(void) |
850 | 14ce26e7 | bellard | { |
851 | 14ce26e7 | bellard | ESI = (ESI + T0); |
852 | 14ce26e7 | bellard | } |
853 | 14ce26e7 | bellard | |
854 | 14ce26e7 | bellard | void OPPROTO op_addq_EDI_T0(void) |
855 | 14ce26e7 | bellard | { |
856 | 14ce26e7 | bellard | EDI = (EDI + T0); |
857 | 14ce26e7 | bellard | } |
858 | 14ce26e7 | bellard | |
859 | 14ce26e7 | bellard | void OPPROTO op_decq_ECX(void) |
860 | 14ce26e7 | bellard | { |
861 | 14ce26e7 | bellard | ECX--; |
862 | 14ce26e7 | bellard | } |
863 | 14ce26e7 | bellard | #endif
|
864 | 14ce26e7 | bellard | |
865 | f68dd770 | bellard | /* push/pop utils */
|
866 | 2c0262af | bellard | |
867 | f68dd770 | bellard | void op_addl_A0_SS(void) |
868 | 2c0262af | bellard | { |
869 | bc3fc8da | bellard | A0 = (uint32_t)(A0 + env->segs[R_SS].base); |
870 | 2c0262af | bellard | } |
871 | 2c0262af | bellard | |
872 | f68dd770 | bellard | void op_subl_A0_2(void) |
873 | 2c0262af | bellard | { |
874 | 14ce26e7 | bellard | A0 = (uint32_t)(A0 - 2);
|
875 | 2c0262af | bellard | } |
876 | 2c0262af | bellard | |
877 | f68dd770 | bellard | void op_subl_A0_4(void) |
878 | 2c0262af | bellard | { |
879 | 14ce26e7 | bellard | A0 = (uint32_t)(A0 - 4);
|
880 | 2c0262af | bellard | } |
881 | 2c0262af | bellard | |
882 | 2c0262af | bellard | void op_addl_ESP_4(void) |
883 | 2c0262af | bellard | { |
884 | 14ce26e7 | bellard | ESP = (uint32_t)(ESP + 4);
|
885 | 2c0262af | bellard | } |
886 | 2c0262af | bellard | |
887 | 2c0262af | bellard | void op_addl_ESP_2(void) |
888 | 2c0262af | bellard | { |
889 | 14ce26e7 | bellard | ESP = (uint32_t)(ESP + 2);
|
890 | 2c0262af | bellard | } |
891 | 2c0262af | bellard | |
892 | 2c0262af | bellard | void op_addw_ESP_4(void) |
893 | 2c0262af | bellard | { |
894 | 2c0262af | bellard | ESP = (ESP & ~0xffff) | ((ESP + 4) & 0xffff); |
895 | 2c0262af | bellard | } |
896 | 2c0262af | bellard | |
897 | 2c0262af | bellard | void op_addw_ESP_2(void) |
898 | 2c0262af | bellard | { |
899 | 2c0262af | bellard | ESP = (ESP & ~0xffff) | ((ESP + 2) & 0xffff); |
900 | 2c0262af | bellard | } |
901 | 2c0262af | bellard | |
902 | 2c0262af | bellard | void op_addl_ESP_im(void) |
903 | 2c0262af | bellard | { |
904 | 14ce26e7 | bellard | ESP = (uint32_t)(ESP + PARAM1); |
905 | 2c0262af | bellard | } |
906 | 2c0262af | bellard | |
907 | 2c0262af | bellard | void op_addw_ESP_im(void) |
908 | 2c0262af | bellard | { |
909 | 2c0262af | bellard | ESP = (ESP & ~0xffff) | ((ESP + PARAM1) & 0xffff); |
910 | 2c0262af | bellard | } |
911 | 2c0262af | bellard | |
912 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
913 | 8f091a59 | bellard | void op_subq_A0_2(void) |
914 | 8f091a59 | bellard | { |
915 | 8f091a59 | bellard | A0 -= 2;
|
916 | 8f091a59 | bellard | } |
917 | 8f091a59 | bellard | |
918 | 14ce26e7 | bellard | void op_subq_A0_8(void) |
919 | 14ce26e7 | bellard | { |
920 | 14ce26e7 | bellard | A0 -= 8;
|
921 | 14ce26e7 | bellard | } |
922 | 14ce26e7 | bellard | |
923 | 14ce26e7 | bellard | void op_addq_ESP_8(void) |
924 | 14ce26e7 | bellard | { |
925 | 14ce26e7 | bellard | ESP += 8;
|
926 | 14ce26e7 | bellard | } |
927 | 14ce26e7 | bellard | |
928 | 14ce26e7 | bellard | void op_addq_ESP_im(void) |
929 | 14ce26e7 | bellard | { |
930 | 14ce26e7 | bellard | ESP += PARAM1; |
931 | 14ce26e7 | bellard | } |
932 | 14ce26e7 | bellard | #endif
|
933 | 14ce26e7 | bellard | |
934 | 2c0262af | bellard | void OPPROTO op_rdtsc(void) |
935 | 2c0262af | bellard | { |
936 | 2c0262af | bellard | helper_rdtsc(); |
937 | 2c0262af | bellard | } |
938 | 2c0262af | bellard | |
939 | 2c0262af | bellard | void OPPROTO op_cpuid(void) |
940 | 2c0262af | bellard | { |
941 | 2c0262af | bellard | helper_cpuid(); |
942 | 2c0262af | bellard | } |
943 | 2c0262af | bellard | |
944 | 61a8c4ec | bellard | void OPPROTO op_enter_level(void) |
945 | 61a8c4ec | bellard | { |
946 | 61a8c4ec | bellard | helper_enter_level(PARAM1, PARAM2); |
947 | 61a8c4ec | bellard | } |
948 | 61a8c4ec | bellard | |
949 | 8f091a59 | bellard | #ifdef TARGET_X86_64
|
950 | 8f091a59 | bellard | void OPPROTO op_enter64_level(void) |
951 | 8f091a59 | bellard | { |
952 | 8f091a59 | bellard | helper_enter64_level(PARAM1, PARAM2); |
953 | 8f091a59 | bellard | } |
954 | 8f091a59 | bellard | #endif
|
955 | 8f091a59 | bellard | |
956 | 023fe10d | bellard | void OPPROTO op_sysenter(void) |
957 | 023fe10d | bellard | { |
958 | 023fe10d | bellard | helper_sysenter(); |
959 | 023fe10d | bellard | } |
960 | 023fe10d | bellard | |
961 | 023fe10d | bellard | void OPPROTO op_sysexit(void) |
962 | 023fe10d | bellard | { |
963 | 023fe10d | bellard | helper_sysexit(); |
964 | 023fe10d | bellard | } |
965 | 023fe10d | bellard | |
966 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
967 | 14ce26e7 | bellard | void OPPROTO op_syscall(void) |
968 | 14ce26e7 | bellard | { |
969 | 06c2f506 | bellard | helper_syscall(PARAM1); |
970 | 14ce26e7 | bellard | } |
971 | 14ce26e7 | bellard | |
972 | 14ce26e7 | bellard | void OPPROTO op_sysret(void) |
973 | 14ce26e7 | bellard | { |
974 | 14ce26e7 | bellard | helper_sysret(PARAM1); |
975 | 14ce26e7 | bellard | } |
976 | 14ce26e7 | bellard | #endif
|
977 | 14ce26e7 | bellard | |
978 | 2c0262af | bellard | void OPPROTO op_rdmsr(void) |
979 | 2c0262af | bellard | { |
980 | 2c0262af | bellard | helper_rdmsr(); |
981 | 2c0262af | bellard | } |
982 | 2c0262af | bellard | |
983 | 2c0262af | bellard | void OPPROTO op_wrmsr(void) |
984 | 2c0262af | bellard | { |
985 | 2c0262af | bellard | helper_wrmsr(); |
986 | 2c0262af | bellard | } |
987 | 2c0262af | bellard | |
988 | 2c0262af | bellard | /* bcd */
|
989 | 2c0262af | bellard | |
990 | 2c0262af | bellard | /* XXX: exception */
|
991 | 2c0262af | bellard | void OPPROTO op_aam(void) |
992 | 2c0262af | bellard | { |
993 | 2c0262af | bellard | int base = PARAM1;
|
994 | 2c0262af | bellard | int al, ah;
|
995 | 2c0262af | bellard | al = EAX & 0xff;
|
996 | 2c0262af | bellard | ah = al / base; |
997 | 2c0262af | bellard | al = al % base; |
998 | 2c0262af | bellard | EAX = (EAX & ~0xffff) | al | (ah << 8); |
999 | 2c0262af | bellard | CC_DST = al; |
1000 | 2c0262af | bellard | } |
1001 | 2c0262af | bellard | |
1002 | 2c0262af | bellard | void OPPROTO op_aad(void) |
1003 | 2c0262af | bellard | { |
1004 | 2c0262af | bellard | int base = PARAM1;
|
1005 | 2c0262af | bellard | int al, ah;
|
1006 | 2c0262af | bellard | al = EAX & 0xff;
|
1007 | 2c0262af | bellard | ah = (EAX >> 8) & 0xff; |
1008 | 2c0262af | bellard | al = ((ah * base) + al) & 0xff;
|
1009 | 2c0262af | bellard | EAX = (EAX & ~0xffff) | al;
|
1010 | 2c0262af | bellard | CC_DST = al; |
1011 | 2c0262af | bellard | } |
1012 | 2c0262af | bellard | |
1013 | 2c0262af | bellard | void OPPROTO op_aaa(void) |
1014 | 2c0262af | bellard | { |
1015 | 2c0262af | bellard | int icarry;
|
1016 | 2c0262af | bellard | int al, ah, af;
|
1017 | 2c0262af | bellard | int eflags;
|
1018 | 2c0262af | bellard | |
1019 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
1020 | 2c0262af | bellard | af = eflags & CC_A; |
1021 | 2c0262af | bellard | al = EAX & 0xff;
|
1022 | 2c0262af | bellard | ah = (EAX >> 8) & 0xff; |
1023 | 2c0262af | bellard | |
1024 | 2c0262af | bellard | icarry = (al > 0xf9);
|
1025 | 2c0262af | bellard | if (((al & 0x0f) > 9 ) || af) { |
1026 | 2c0262af | bellard | al = (al + 6) & 0x0f; |
1027 | 2c0262af | bellard | ah = (ah + 1 + icarry) & 0xff; |
1028 | 2c0262af | bellard | eflags |= CC_C | CC_A; |
1029 | 2c0262af | bellard | } else {
|
1030 | 2c0262af | bellard | eflags &= ~(CC_C | CC_A); |
1031 | 2c0262af | bellard | al &= 0x0f;
|
1032 | 2c0262af | bellard | } |
1033 | 2c0262af | bellard | EAX = (EAX & ~0xffff) | al | (ah << 8); |
1034 | 2c0262af | bellard | CC_SRC = eflags; |
1035 | 2c0262af | bellard | } |
1036 | 2c0262af | bellard | |
1037 | 2c0262af | bellard | void OPPROTO op_aas(void) |
1038 | 2c0262af | bellard | { |
1039 | 2c0262af | bellard | int icarry;
|
1040 | 2c0262af | bellard | int al, ah, af;
|
1041 | 2c0262af | bellard | int eflags;
|
1042 | 2c0262af | bellard | |
1043 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
1044 | 2c0262af | bellard | af = eflags & CC_A; |
1045 | 2c0262af | bellard | al = EAX & 0xff;
|
1046 | 2c0262af | bellard | ah = (EAX >> 8) & 0xff; |
1047 | 2c0262af | bellard | |
1048 | 2c0262af | bellard | icarry = (al < 6);
|
1049 | 2c0262af | bellard | if (((al & 0x0f) > 9 ) || af) { |
1050 | 2c0262af | bellard | al = (al - 6) & 0x0f; |
1051 | 2c0262af | bellard | ah = (ah - 1 - icarry) & 0xff; |
1052 | 2c0262af | bellard | eflags |= CC_C | CC_A; |
1053 | 2c0262af | bellard | } else {
|
1054 | 2c0262af | bellard | eflags &= ~(CC_C | CC_A); |
1055 | 2c0262af | bellard | al &= 0x0f;
|
1056 | 2c0262af | bellard | } |
1057 | 2c0262af | bellard | EAX = (EAX & ~0xffff) | al | (ah << 8); |
1058 | 2c0262af | bellard | CC_SRC = eflags; |
1059 | 2c0262af | bellard | } |
1060 | 2c0262af | bellard | |
1061 | 2c0262af | bellard | void OPPROTO op_daa(void) |
1062 | 2c0262af | bellard | { |
1063 | 2c0262af | bellard | int al, af, cf;
|
1064 | 2c0262af | bellard | int eflags;
|
1065 | 2c0262af | bellard | |
1066 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
1067 | 2c0262af | bellard | cf = eflags & CC_C; |
1068 | 2c0262af | bellard | af = eflags & CC_A; |
1069 | 2c0262af | bellard | al = EAX & 0xff;
|
1070 | 2c0262af | bellard | |
1071 | 2c0262af | bellard | eflags = 0;
|
1072 | 2c0262af | bellard | if (((al & 0x0f) > 9 ) || af) { |
1073 | 2c0262af | bellard | al = (al + 6) & 0xff; |
1074 | 2c0262af | bellard | eflags |= CC_A; |
1075 | 2c0262af | bellard | } |
1076 | 2c0262af | bellard | if ((al > 0x9f) || cf) { |
1077 | 2c0262af | bellard | al = (al + 0x60) & 0xff; |
1078 | 2c0262af | bellard | eflags |= CC_C; |
1079 | 2c0262af | bellard | } |
1080 | 2c0262af | bellard | EAX = (EAX & ~0xff) | al;
|
1081 | 2c0262af | bellard | /* well, speed is not an issue here, so we compute the flags by hand */
|
1082 | 2c0262af | bellard | eflags |= (al == 0) << 6; /* zf */ |
1083 | 2c0262af | bellard | eflags |= parity_table[al]; /* pf */
|
1084 | 2c0262af | bellard | eflags |= (al & 0x80); /* sf */ |
1085 | 2c0262af | bellard | CC_SRC = eflags; |
1086 | 2c0262af | bellard | } |
1087 | 2c0262af | bellard | |
1088 | 2c0262af | bellard | void OPPROTO op_das(void) |
1089 | 2c0262af | bellard | { |
1090 | 2c0262af | bellard | int al, al1, af, cf;
|
1091 | 2c0262af | bellard | int eflags;
|
1092 | 2c0262af | bellard | |
1093 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
1094 | 2c0262af | bellard | cf = eflags & CC_C; |
1095 | 2c0262af | bellard | af = eflags & CC_A; |
1096 | 2c0262af | bellard | al = EAX & 0xff;
|
1097 | 2c0262af | bellard | |
1098 | 2c0262af | bellard | eflags = 0;
|
1099 | 2c0262af | bellard | al1 = al; |
1100 | 2c0262af | bellard | if (((al & 0x0f) > 9 ) || af) { |
1101 | 2c0262af | bellard | eflags |= CC_A; |
1102 | 2c0262af | bellard | if (al < 6 || cf) |
1103 | 2c0262af | bellard | eflags |= CC_C; |
1104 | 2c0262af | bellard | al = (al - 6) & 0xff; |
1105 | 2c0262af | bellard | } |
1106 | 2c0262af | bellard | if ((al1 > 0x99) || cf) { |
1107 | 2c0262af | bellard | al = (al - 0x60) & 0xff; |
1108 | 2c0262af | bellard | eflags |= CC_C; |
1109 | 2c0262af | bellard | } |
1110 | 2c0262af | bellard | EAX = (EAX & ~0xff) | al;
|
1111 | 2c0262af | bellard | /* well, speed is not an issue here, so we compute the flags by hand */
|
1112 | 2c0262af | bellard | eflags |= (al == 0) << 6; /* zf */ |
1113 | 2c0262af | bellard | eflags |= parity_table[al]; /* pf */
|
1114 | 2c0262af | bellard | eflags |= (al & 0x80); /* sf */ |
1115 | 2c0262af | bellard | CC_SRC = eflags; |
1116 | 2c0262af | bellard | } |
1117 | 2c0262af | bellard | |
1118 | 2c0262af | bellard | /* segment handling */
|
1119 | 2c0262af | bellard | |
1120 | 2c0262af | bellard | /* never use it with R_CS */
|
1121 | 2c0262af | bellard | void OPPROTO op_movl_seg_T0(void) |
1122 | 2c0262af | bellard | { |
1123 | 3415a4dd | bellard | load_seg(PARAM1, T0); |
1124 | 2c0262af | bellard | } |
1125 | 2c0262af | bellard | |
1126 | 2c0262af | bellard | /* faster VM86 version */
|
1127 | 2c0262af | bellard | void OPPROTO op_movl_seg_T0_vm(void) |
1128 | 2c0262af | bellard | { |
1129 | 2c0262af | bellard | int selector;
|
1130 | 2c0262af | bellard | SegmentCache *sc; |
1131 | 2c0262af | bellard | |
1132 | 2c0262af | bellard | selector = T0 & 0xffff;
|
1133 | 2c0262af | bellard | /* env->segs[] access */
|
1134 | 2c0262af | bellard | sc = (SegmentCache *)((char *)env + PARAM1);
|
1135 | 2c0262af | bellard | sc->selector = selector; |
1136 | 14ce26e7 | bellard | sc->base = (selector << 4);
|
1137 | 2c0262af | bellard | } |
1138 | 2c0262af | bellard | |
1139 | 2c0262af | bellard | void OPPROTO op_movl_T0_seg(void) |
1140 | 2c0262af | bellard | { |
1141 | 2c0262af | bellard | T0 = env->segs[PARAM1].selector; |
1142 | 2c0262af | bellard | } |
1143 | 2c0262af | bellard | |
1144 | 2c0262af | bellard | void OPPROTO op_lsl(void) |
1145 | 2c0262af | bellard | { |
1146 | 2c0262af | bellard | helper_lsl(); |
1147 | 2c0262af | bellard | } |
1148 | 2c0262af | bellard | |
1149 | 2c0262af | bellard | void OPPROTO op_lar(void) |
1150 | 2c0262af | bellard | { |
1151 | 2c0262af | bellard | helper_lar(); |
1152 | 2c0262af | bellard | } |
1153 | 2c0262af | bellard | |
1154 | 3ab493de | bellard | void OPPROTO op_verr(void) |
1155 | 3ab493de | bellard | { |
1156 | 3ab493de | bellard | helper_verr(); |
1157 | 3ab493de | bellard | } |
1158 | 3ab493de | bellard | |
1159 | 3ab493de | bellard | void OPPROTO op_verw(void) |
1160 | 3ab493de | bellard | { |
1161 | 3ab493de | bellard | helper_verw(); |
1162 | 3ab493de | bellard | } |
1163 | 3ab493de | bellard | |
1164 | 3ab493de | bellard | void OPPROTO op_arpl(void) |
1165 | 3ab493de | bellard | { |
1166 | 3ab493de | bellard | if ((T0 & 3) < (T1 & 3)) { |
1167 | 3ab493de | bellard | /* XXX: emulate bug or 0xff3f0000 oring as in bochs ? */
|
1168 | 3ab493de | bellard | T0 = (T0 & ~3) | (T1 & 3); |
1169 | 3ab493de | bellard | T1 = CC_Z; |
1170 | 3ab493de | bellard | } else {
|
1171 | 3ab493de | bellard | T1 = 0;
|
1172 | 3ab493de | bellard | } |
1173 | 3ab493de | bellard | FORCE_RET(); |
1174 | 3ab493de | bellard | } |
1175 | 3ab493de | bellard | |
1176 | 3ab493de | bellard | void OPPROTO op_arpl_update(void) |
1177 | 3ab493de | bellard | { |
1178 | 3ab493de | bellard | int eflags;
|
1179 | 3ab493de | bellard | eflags = cc_table[CC_OP].compute_all(); |
1180 | 3ab493de | bellard | CC_SRC = (eflags & ~CC_Z) | T1; |
1181 | 3ab493de | bellard | } |
1182 | 3ab493de | bellard | |
1183 | 2c0262af | bellard | /* T0: segment, T1:eip */
|
1184 | 2c0262af | bellard | void OPPROTO op_ljmp_protected_T0_T1(void) |
1185 | 2c0262af | bellard | { |
1186 | 08cea4ee | bellard | helper_ljmp_protected_T0_T1(PARAM1); |
1187 | 2c0262af | bellard | } |
1188 | 2c0262af | bellard | |
1189 | 2c0262af | bellard | void OPPROTO op_lcall_real_T0_T1(void) |
1190 | 2c0262af | bellard | { |
1191 | 2c0262af | bellard | helper_lcall_real_T0_T1(PARAM1, PARAM2); |
1192 | 2c0262af | bellard | } |
1193 | 2c0262af | bellard | |
1194 | 2c0262af | bellard | void OPPROTO op_lcall_protected_T0_T1(void) |
1195 | 2c0262af | bellard | { |
1196 | 2c0262af | bellard | helper_lcall_protected_T0_T1(PARAM1, PARAM2); |
1197 | 2c0262af | bellard | } |
1198 | 2c0262af | bellard | |
1199 | 2c0262af | bellard | void OPPROTO op_iret_real(void) |
1200 | 2c0262af | bellard | { |
1201 | 2c0262af | bellard | helper_iret_real(PARAM1); |
1202 | 2c0262af | bellard | } |
1203 | 2c0262af | bellard | |
1204 | 2c0262af | bellard | void OPPROTO op_iret_protected(void) |
1205 | 2c0262af | bellard | { |
1206 | 08cea4ee | bellard | helper_iret_protected(PARAM1, PARAM2); |
1207 | 2c0262af | bellard | } |
1208 | 2c0262af | bellard | |
1209 | 2c0262af | bellard | void OPPROTO op_lret_protected(void) |
1210 | 2c0262af | bellard | { |
1211 | 2c0262af | bellard | helper_lret_protected(PARAM1, PARAM2); |
1212 | 2c0262af | bellard | } |
1213 | 2c0262af | bellard | |
1214 | 2c0262af | bellard | void OPPROTO op_lldt_T0(void) |
1215 | 2c0262af | bellard | { |
1216 | 2c0262af | bellard | helper_lldt_T0(); |
1217 | 2c0262af | bellard | } |
1218 | 2c0262af | bellard | |
1219 | 2c0262af | bellard | void OPPROTO op_ltr_T0(void) |
1220 | 2c0262af | bellard | { |
1221 | 2c0262af | bellard | helper_ltr_T0(); |
1222 | 2c0262af | bellard | } |
1223 | 2c0262af | bellard | |
1224 | 2c0262af | bellard | /* CR registers access */
|
1225 | 2c0262af | bellard | void OPPROTO op_movl_crN_T0(void) |
1226 | 2c0262af | bellard | { |
1227 | 2c0262af | bellard | helper_movl_crN_T0(PARAM1); |
1228 | 2c0262af | bellard | } |
1229 | 2c0262af | bellard | |
1230 | 82e41634 | bellard | #if !defined(CONFIG_USER_ONLY)
|
1231 | 39c61f49 | bellard | void OPPROTO op_movtl_T0_cr8(void) |
1232 | 39c61f49 | bellard | { |
1233 | 39c61f49 | bellard | T0 = cpu_get_apic_tpr(env); |
1234 | 39c61f49 | bellard | } |
1235 | 82e41634 | bellard | #endif
|
1236 | 39c61f49 | bellard | |
1237 | 2c0262af | bellard | /* DR registers access */
|
1238 | 2c0262af | bellard | void OPPROTO op_movl_drN_T0(void) |
1239 | 2c0262af | bellard | { |
1240 | 2c0262af | bellard | helper_movl_drN_T0(PARAM1); |
1241 | 2c0262af | bellard | } |
1242 | 2c0262af | bellard | |
1243 | 2c0262af | bellard | void OPPROTO op_lmsw_T0(void) |
1244 | 2c0262af | bellard | { |
1245 | 710c15a2 | bellard | /* only 4 lower bits of CR0 are modified. PE cannot be set to zero
|
1246 | 710c15a2 | bellard | if already set to one. */
|
1247 | 710c15a2 | bellard | T0 = (env->cr[0] & ~0xe) | (T0 & 0xf); |
1248 | 2c0262af | bellard | helper_movl_crN_T0(0);
|
1249 | 2c0262af | bellard | } |
1250 | 2c0262af | bellard | |
1251 | 2c0262af | bellard | void OPPROTO op_invlpg_A0(void) |
1252 | 2c0262af | bellard | { |
1253 | 2c0262af | bellard | helper_invlpg(A0); |
1254 | 2c0262af | bellard | } |
1255 | 2c0262af | bellard | |
1256 | 2c0262af | bellard | void OPPROTO op_movl_T0_env(void) |
1257 | 2c0262af | bellard | { |
1258 | 2c0262af | bellard | T0 = *(uint32_t *)((char *)env + PARAM1);
|
1259 | 2c0262af | bellard | } |
1260 | 2c0262af | bellard | |
1261 | 2c0262af | bellard | void OPPROTO op_movl_env_T0(void) |
1262 | 2c0262af | bellard | { |
1263 | 2c0262af | bellard | *(uint32_t *)((char *)env + PARAM1) = T0;
|
1264 | 2c0262af | bellard | } |
1265 | 2c0262af | bellard | |
1266 | 2c0262af | bellard | void OPPROTO op_movl_env_T1(void) |
1267 | 2c0262af | bellard | { |
1268 | 2c0262af | bellard | *(uint32_t *)((char *)env + PARAM1) = T1;
|
1269 | 2c0262af | bellard | } |
1270 | 2c0262af | bellard | |
1271 | 14ce26e7 | bellard | void OPPROTO op_movtl_T0_env(void) |
1272 | 14ce26e7 | bellard | { |
1273 | 14ce26e7 | bellard | T0 = *(target_ulong *)((char *)env + PARAM1);
|
1274 | 14ce26e7 | bellard | } |
1275 | 14ce26e7 | bellard | |
1276 | 14ce26e7 | bellard | void OPPROTO op_movtl_env_T0(void) |
1277 | 14ce26e7 | bellard | { |
1278 | 14ce26e7 | bellard | *(target_ulong *)((char *)env + PARAM1) = T0;
|
1279 | 14ce26e7 | bellard | } |
1280 | 14ce26e7 | bellard | |
1281 | 14ce26e7 | bellard | void OPPROTO op_movtl_T1_env(void) |
1282 | 14ce26e7 | bellard | { |
1283 | 14ce26e7 | bellard | T1 = *(target_ulong *)((char *)env + PARAM1);
|
1284 | 14ce26e7 | bellard | } |
1285 | 14ce26e7 | bellard | |
1286 | 14ce26e7 | bellard | void OPPROTO op_movtl_env_T1(void) |
1287 | 14ce26e7 | bellard | { |
1288 | 14ce26e7 | bellard | *(target_ulong *)((char *)env + PARAM1) = T1;
|
1289 | 14ce26e7 | bellard | } |
1290 | 14ce26e7 | bellard | |
1291 | 2c0262af | bellard | void OPPROTO op_clts(void) |
1292 | 2c0262af | bellard | { |
1293 | 2c0262af | bellard | env->cr[0] &= ~CR0_TS_MASK;
|
1294 | 7eee2a50 | bellard | env->hflags &= ~HF_TS_MASK; |
1295 | 2c0262af | bellard | } |
1296 | 2c0262af | bellard | |
1297 | 2c0262af | bellard | /* flags handling */
|
1298 | 2c0262af | bellard | |
1299 | 14ce26e7 | bellard | void OPPROTO op_goto_tb0(void) |
1300 | 2c0262af | bellard | { |
1301 | ae063a68 | bellard | GOTO_TB(op_goto_tb0, PARAM1, 0);
|
1302 | 14ce26e7 | bellard | } |
1303 | 14ce26e7 | bellard | |
1304 | 14ce26e7 | bellard | void OPPROTO op_goto_tb1(void) |
1305 | 14ce26e7 | bellard | { |
1306 | ae063a68 | bellard | GOTO_TB(op_goto_tb1, PARAM1, 1);
|
1307 | 14ce26e7 | bellard | } |
1308 | 14ce26e7 | bellard | |
1309 | 14ce26e7 | bellard | void OPPROTO op_jmp_label(void) |
1310 | 14ce26e7 | bellard | { |
1311 | 14ce26e7 | bellard | GOTO_LABEL_PARAM(1);
|
1312 | 2c0262af | bellard | } |
1313 | 2c0262af | bellard | |
1314 | 14ce26e7 | bellard | void OPPROTO op_jnz_T0_label(void) |
1315 | 2c0262af | bellard | { |
1316 | 2c0262af | bellard | if (T0)
|
1317 | 14ce26e7 | bellard | GOTO_LABEL_PARAM(1);
|
1318 | 39c61f49 | bellard | FORCE_RET(); |
1319 | 14ce26e7 | bellard | } |
1320 | 14ce26e7 | bellard | |
1321 | 14ce26e7 | bellard | void OPPROTO op_jz_T0_label(void) |
1322 | 14ce26e7 | bellard | { |
1323 | 14ce26e7 | bellard | if (!T0)
|
1324 | 14ce26e7 | bellard | GOTO_LABEL_PARAM(1);
|
1325 | 39c61f49 | bellard | FORCE_RET(); |
1326 | 2c0262af | bellard | } |
1327 | 2c0262af | bellard | |
1328 | 2c0262af | bellard | /* slow set cases (compute x86 flags) */
|
1329 | 2c0262af | bellard | void OPPROTO op_seto_T0_cc(void) |
1330 | 2c0262af | bellard | { |
1331 | 2c0262af | bellard | int eflags;
|
1332 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
1333 | 2c0262af | bellard | T0 = (eflags >> 11) & 1; |
1334 | 2c0262af | bellard | } |
1335 | 2c0262af | bellard | |
1336 | 2c0262af | bellard | void OPPROTO op_setb_T0_cc(void) |
1337 | 2c0262af | bellard | { |
1338 | 2c0262af | bellard | T0 = cc_table[CC_OP].compute_c(); |
1339 | 2c0262af | bellard | } |
1340 | 2c0262af | bellard | |
1341 | 2c0262af | bellard | void OPPROTO op_setz_T0_cc(void) |
1342 | 2c0262af | bellard | { |
1343 | 2c0262af | bellard | int eflags;
|
1344 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
1345 | 2c0262af | bellard | T0 = (eflags >> 6) & 1; |
1346 | 2c0262af | bellard | } |
1347 | 2c0262af | bellard | |
1348 | 2c0262af | bellard | void OPPROTO op_setbe_T0_cc(void) |
1349 | 2c0262af | bellard | { |
1350 | 2c0262af | bellard | int eflags;
|
1351 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
1352 | 2c0262af | bellard | T0 = (eflags & (CC_Z | CC_C)) != 0;
|
1353 | 2c0262af | bellard | } |
1354 | 2c0262af | bellard | |
1355 | 2c0262af | bellard | void OPPROTO op_sets_T0_cc(void) |
1356 | 2c0262af | bellard | { |
1357 | 2c0262af | bellard | int eflags;
|
1358 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
1359 | 2c0262af | bellard | T0 = (eflags >> 7) & 1; |
1360 | 2c0262af | bellard | } |
1361 | 2c0262af | bellard | |
1362 | 2c0262af | bellard | void OPPROTO op_setp_T0_cc(void) |
1363 | 2c0262af | bellard | { |
1364 | 2c0262af | bellard | int eflags;
|
1365 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
1366 | 2c0262af | bellard | T0 = (eflags >> 2) & 1; |
1367 | 2c0262af | bellard | } |
1368 | 2c0262af | bellard | |
1369 | 2c0262af | bellard | void OPPROTO op_setl_T0_cc(void) |
1370 | 2c0262af | bellard | { |
1371 | 2c0262af | bellard | int eflags;
|
1372 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
1373 | 2c0262af | bellard | T0 = ((eflags ^ (eflags >> 4)) >> 7) & 1; |
1374 | 2c0262af | bellard | } |
1375 | 2c0262af | bellard | |
1376 | 2c0262af | bellard | void OPPROTO op_setle_T0_cc(void) |
1377 | 2c0262af | bellard | { |
1378 | 2c0262af | bellard | int eflags;
|
1379 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
1380 | 2c0262af | bellard | T0 = (((eflags ^ (eflags >> 4)) & 0x80) || (eflags & CC_Z)) != 0; |
1381 | 2c0262af | bellard | } |
1382 | 2c0262af | bellard | |
1383 | 2c0262af | bellard | void OPPROTO op_xor_T0_1(void) |
1384 | 2c0262af | bellard | { |
1385 | 2c0262af | bellard | T0 ^= 1;
|
1386 | 2c0262af | bellard | } |
1387 | 2c0262af | bellard | |
1388 | 2c0262af | bellard | void OPPROTO op_set_cc_op(void) |
1389 | 2c0262af | bellard | { |
1390 | 2c0262af | bellard | CC_OP = PARAM1; |
1391 | 2c0262af | bellard | } |
1392 | 2c0262af | bellard | |
1393 | 0b9dc5e4 | bellard | void OPPROTO op_mov_T0_cc(void) |
1394 | 0b9dc5e4 | bellard | { |
1395 | 0b9dc5e4 | bellard | T0 = cc_table[CC_OP].compute_all(); |
1396 | 0b9dc5e4 | bellard | } |
1397 | 0b9dc5e4 | bellard | |
1398 | 4136f33c | bellard | /* XXX: clear VIF/VIP in all ops ? */
|
1399 | 2c0262af | bellard | |
1400 | 2c0262af | bellard | void OPPROTO op_movl_eflags_T0(void) |
1401 | 2c0262af | bellard | { |
1402 | 4b7aba51 | bellard | load_eflags(T0, (TF_MASK | AC_MASK | ID_MASK | NT_MASK)); |
1403 | 2c0262af | bellard | } |
1404 | 2c0262af | bellard | |
1405 | 2c0262af | bellard | void OPPROTO op_movw_eflags_T0(void) |
1406 | 2c0262af | bellard | { |
1407 | 4b7aba51 | bellard | load_eflags(T0, (TF_MASK | AC_MASK | ID_MASK | NT_MASK) & 0xffff);
|
1408 | 4136f33c | bellard | } |
1409 | 4136f33c | bellard | |
1410 | 4136f33c | bellard | void OPPROTO op_movl_eflags_T0_io(void) |
1411 | 4136f33c | bellard | { |
1412 | 4b7aba51 | bellard | load_eflags(T0, (TF_MASK | AC_MASK | ID_MASK | NT_MASK | IF_MASK)); |
1413 | 4136f33c | bellard | } |
1414 | 4136f33c | bellard | |
1415 | 4136f33c | bellard | void OPPROTO op_movw_eflags_T0_io(void) |
1416 | 4136f33c | bellard | { |
1417 | 4b7aba51 | bellard | load_eflags(T0, (TF_MASK | AC_MASK | ID_MASK | NT_MASK | IF_MASK) & 0xffff);
|
1418 | 2c0262af | bellard | } |
1419 | 2c0262af | bellard | |
1420 | 2c0262af | bellard | void OPPROTO op_movl_eflags_T0_cpl0(void) |
1421 | 2c0262af | bellard | { |
1422 | 4b7aba51 | bellard | load_eflags(T0, (TF_MASK | AC_MASK | ID_MASK | NT_MASK | IF_MASK | IOPL_MASK)); |
1423 | 2c0262af | bellard | } |
1424 | 2c0262af | bellard | |
1425 | 2c0262af | bellard | void OPPROTO op_movw_eflags_T0_cpl0(void) |
1426 | 2c0262af | bellard | { |
1427 | 4b7aba51 | bellard | load_eflags(T0, (TF_MASK | AC_MASK | ID_MASK | NT_MASK | IF_MASK | IOPL_MASK) & 0xffff);
|
1428 | 2c0262af | bellard | } |
1429 | 2c0262af | bellard | |
1430 | 2c0262af | bellard | #if 0
|
1431 | 2c0262af | bellard | /* vm86plus version */
|
1432 | 2c0262af | bellard | void OPPROTO op_movw_eflags_T0_vm(void)
|
1433 | 2c0262af | bellard | {
|
1434 | 2c0262af | bellard | int eflags;
|
1435 | 2c0262af | bellard | eflags = T0;
|
1436 | 2c0262af | bellard | CC_SRC = eflags & (CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C);
|
1437 | 2c0262af | bellard | DF = 1 - (2 * ((eflags >> 10) & 1));
|
1438 | 2c0262af | bellard | /* we also update some system flags as in user mode */
|
1439 | 2c0262af | bellard | env->eflags = (env->eflags & ~(FL_UPDATE_MASK16 | VIF_MASK)) |
|
1440 | 2c0262af | bellard | (eflags & FL_UPDATE_MASK16);
|
1441 | 2c0262af | bellard | if (eflags & IF_MASK) {
|
1442 | 2c0262af | bellard | env->eflags |= VIF_MASK;
|
1443 | 2c0262af | bellard | if (env->eflags & VIP_MASK) {
|
1444 | 2c0262af | bellard | EIP = PARAM1;
|
1445 | 2c0262af | bellard | raise_exception(EXCP0D_GPF);
|
1446 | 2c0262af | bellard | }
|
1447 | 2c0262af | bellard | }
|
1448 | 2c0262af | bellard | FORCE_RET();
|
1449 | 2c0262af | bellard | }
|
1450 | 2c0262af | bellard | |
1451 | 2c0262af | bellard | void OPPROTO op_movl_eflags_T0_vm(void)
|
1452 | 2c0262af | bellard | {
|
1453 | 2c0262af | bellard | int eflags;
|
1454 | 2c0262af | bellard | eflags = T0;
|
1455 | 2c0262af | bellard | CC_SRC = eflags & (CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C);
|
1456 | 2c0262af | bellard | DF = 1 - (2 * ((eflags >> 10) & 1));
|
1457 | 2c0262af | bellard | /* we also update some system flags as in user mode */
|
1458 | 2c0262af | bellard | env->eflags = (env->eflags & ~(FL_UPDATE_MASK32 | VIF_MASK)) |
|
1459 | 2c0262af | bellard | (eflags & FL_UPDATE_MASK32);
|
1460 | 2c0262af | bellard | if (eflags & IF_MASK) {
|
1461 | 2c0262af | bellard | env->eflags |= VIF_MASK;
|
1462 | 2c0262af | bellard | if (env->eflags & VIP_MASK) {
|
1463 | 2c0262af | bellard | EIP = PARAM1;
|
1464 | 2c0262af | bellard | raise_exception(EXCP0D_GPF);
|
1465 | 2c0262af | bellard | }
|
1466 | 2c0262af | bellard | }
|
1467 | 2c0262af | bellard | FORCE_RET();
|
1468 | 2c0262af | bellard | }
|
1469 | 2c0262af | bellard | #endif
|
1470 | 2c0262af | bellard | |
1471 | 2c0262af | bellard | /* XXX: compute only O flag */
|
1472 | 2c0262af | bellard | void OPPROTO op_movb_eflags_T0(void) |
1473 | 2c0262af | bellard | { |
1474 | 2c0262af | bellard | int of;
|
1475 | 2c0262af | bellard | of = cc_table[CC_OP].compute_all() & CC_O; |
1476 | 2c0262af | bellard | CC_SRC = (T0 & (CC_S | CC_Z | CC_A | CC_P | CC_C)) | of; |
1477 | 2c0262af | bellard | } |
1478 | 2c0262af | bellard | |
1479 | 2c0262af | bellard | void OPPROTO op_movl_T0_eflags(void) |
1480 | 2c0262af | bellard | { |
1481 | 2c0262af | bellard | int eflags;
|
1482 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
1483 | 2c0262af | bellard | eflags |= (DF & DF_MASK); |
1484 | 2c0262af | bellard | eflags |= env->eflags & ~(VM_MASK | RF_MASK); |
1485 | 2c0262af | bellard | T0 = eflags; |
1486 | 2c0262af | bellard | } |
1487 | 2c0262af | bellard | |
1488 | 2c0262af | bellard | /* vm86plus version */
|
1489 | 2c0262af | bellard | #if 0
|
1490 | 2c0262af | bellard | void OPPROTO op_movl_T0_eflags_vm(void)
|
1491 | 2c0262af | bellard | {
|
1492 | 2c0262af | bellard | int eflags;
|
1493 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all();
|
1494 | 2c0262af | bellard | eflags |= (DF & DF_MASK);
|
1495 | 2c0262af | bellard | eflags |= env->eflags & ~(VM_MASK | RF_MASK | IF_MASK);
|
1496 | 2c0262af | bellard | if (env->eflags & VIF_MASK)
|
1497 | 2c0262af | bellard | eflags |= IF_MASK;
|
1498 | 2c0262af | bellard | T0 = eflags;
|
1499 | 2c0262af | bellard | }
|
1500 | 2c0262af | bellard | #endif
|
1501 | 2c0262af | bellard | |
1502 | 2c0262af | bellard | void OPPROTO op_cld(void) |
1503 | 2c0262af | bellard | { |
1504 | 2c0262af | bellard | DF = 1;
|
1505 | 2c0262af | bellard | } |
1506 | 2c0262af | bellard | |
1507 | 2c0262af | bellard | void OPPROTO op_std(void) |
1508 | 2c0262af | bellard | { |
1509 | 2c0262af | bellard | DF = -1;
|
1510 | 2c0262af | bellard | } |
1511 | 2c0262af | bellard | |
1512 | 2c0262af | bellard | void OPPROTO op_clc(void) |
1513 | 2c0262af | bellard | { |
1514 | 2c0262af | bellard | int eflags;
|
1515 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
1516 | 2c0262af | bellard | eflags &= ~CC_C; |
1517 | 2c0262af | bellard | CC_SRC = eflags; |
1518 | 2c0262af | bellard | } |
1519 | 2c0262af | bellard | |
1520 | 2c0262af | bellard | void OPPROTO op_stc(void) |
1521 | 2c0262af | bellard | { |
1522 | 2c0262af | bellard | int eflags;
|
1523 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
1524 | 2c0262af | bellard | eflags |= CC_C; |
1525 | 2c0262af | bellard | CC_SRC = eflags; |
1526 | 2c0262af | bellard | } |
1527 | 2c0262af | bellard | |
1528 | 2c0262af | bellard | void OPPROTO op_cmc(void) |
1529 | 2c0262af | bellard | { |
1530 | 2c0262af | bellard | int eflags;
|
1531 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
1532 | 2c0262af | bellard | eflags ^= CC_C; |
1533 | 2c0262af | bellard | CC_SRC = eflags; |
1534 | 2c0262af | bellard | } |
1535 | 2c0262af | bellard | |
1536 | 2c0262af | bellard | void OPPROTO op_salc(void) |
1537 | 2c0262af | bellard | { |
1538 | 2c0262af | bellard | int cf;
|
1539 | 2c0262af | bellard | cf = cc_table[CC_OP].compute_c(); |
1540 | 2c0262af | bellard | EAX = (EAX & ~0xff) | ((-cf) & 0xff); |
1541 | 2c0262af | bellard | } |
1542 | 2c0262af | bellard | |
1543 | 2c0262af | bellard | static int compute_all_eflags(void) |
1544 | 2c0262af | bellard | { |
1545 | 2c0262af | bellard | return CC_SRC;
|
1546 | 2c0262af | bellard | } |
1547 | 2c0262af | bellard | |
1548 | 2c0262af | bellard | static int compute_c_eflags(void) |
1549 | 2c0262af | bellard | { |
1550 | 2c0262af | bellard | return CC_SRC & CC_C;
|
1551 | 2c0262af | bellard | } |
1552 | 2c0262af | bellard | |
1553 | 2c0262af | bellard | CCTable cc_table[CC_OP_NB] = { |
1554 | 2c0262af | bellard | [CC_OP_DYNAMIC] = { /* should never happen */ },
|
1555 | 2c0262af | bellard | |
1556 | 2c0262af | bellard | [CC_OP_EFLAGS] = { compute_all_eflags, compute_c_eflags }, |
1557 | 2c0262af | bellard | |
1558 | d36cd60e | bellard | [CC_OP_MULB] = { compute_all_mulb, compute_c_mull }, |
1559 | d36cd60e | bellard | [CC_OP_MULW] = { compute_all_mulw, compute_c_mull }, |
1560 | d36cd60e | bellard | [CC_OP_MULL] = { compute_all_mull, compute_c_mull }, |
1561 | 2c0262af | bellard | |
1562 | 2c0262af | bellard | [CC_OP_ADDB] = { compute_all_addb, compute_c_addb }, |
1563 | 2c0262af | bellard | [CC_OP_ADDW] = { compute_all_addw, compute_c_addw }, |
1564 | 2c0262af | bellard | [CC_OP_ADDL] = { compute_all_addl, compute_c_addl }, |
1565 | 2c0262af | bellard | |
1566 | 2c0262af | bellard | [CC_OP_ADCB] = { compute_all_adcb, compute_c_adcb }, |
1567 | 2c0262af | bellard | [CC_OP_ADCW] = { compute_all_adcw, compute_c_adcw }, |
1568 | 2c0262af | bellard | [CC_OP_ADCL] = { compute_all_adcl, compute_c_adcl }, |
1569 | 2c0262af | bellard | |
1570 | 2c0262af | bellard | [CC_OP_SUBB] = { compute_all_subb, compute_c_subb }, |
1571 | 2c0262af | bellard | [CC_OP_SUBW] = { compute_all_subw, compute_c_subw }, |
1572 | 2c0262af | bellard | [CC_OP_SUBL] = { compute_all_subl, compute_c_subl }, |
1573 | 2c0262af | bellard | |
1574 | 2c0262af | bellard | [CC_OP_SBBB] = { compute_all_sbbb, compute_c_sbbb }, |
1575 | 2c0262af | bellard | [CC_OP_SBBW] = { compute_all_sbbw, compute_c_sbbw }, |
1576 | 2c0262af | bellard | [CC_OP_SBBL] = { compute_all_sbbl, compute_c_sbbl }, |
1577 | 2c0262af | bellard | |
1578 | 2c0262af | bellard | [CC_OP_LOGICB] = { compute_all_logicb, compute_c_logicb }, |
1579 | 2c0262af | bellard | [CC_OP_LOGICW] = { compute_all_logicw, compute_c_logicw }, |
1580 | 2c0262af | bellard | [CC_OP_LOGICL] = { compute_all_logicl, compute_c_logicl }, |
1581 | 2c0262af | bellard | |
1582 | 2c0262af | bellard | [CC_OP_INCB] = { compute_all_incb, compute_c_incl }, |
1583 | 2c0262af | bellard | [CC_OP_INCW] = { compute_all_incw, compute_c_incl }, |
1584 | 2c0262af | bellard | [CC_OP_INCL] = { compute_all_incl, compute_c_incl }, |
1585 | 2c0262af | bellard | |
1586 | 2c0262af | bellard | [CC_OP_DECB] = { compute_all_decb, compute_c_incl }, |
1587 | 2c0262af | bellard | [CC_OP_DECW] = { compute_all_decw, compute_c_incl }, |
1588 | 2c0262af | bellard | [CC_OP_DECL] = { compute_all_decl, compute_c_incl }, |
1589 | 2c0262af | bellard | |
1590 | 2c0262af | bellard | [CC_OP_SHLB] = { compute_all_shlb, compute_c_shlb }, |
1591 | 2c0262af | bellard | [CC_OP_SHLW] = { compute_all_shlw, compute_c_shlw }, |
1592 | 2c0262af | bellard | [CC_OP_SHLL] = { compute_all_shll, compute_c_shll }, |
1593 | 2c0262af | bellard | |
1594 | 2c0262af | bellard | [CC_OP_SARB] = { compute_all_sarb, compute_c_sarl }, |
1595 | 2c0262af | bellard | [CC_OP_SARW] = { compute_all_sarw, compute_c_sarl }, |
1596 | 2c0262af | bellard | [CC_OP_SARL] = { compute_all_sarl, compute_c_sarl }, |
1597 | 14ce26e7 | bellard | |
1598 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
1599 | 14ce26e7 | bellard | [CC_OP_MULQ] = { compute_all_mulq, compute_c_mull }, |
1600 | 14ce26e7 | bellard | |
1601 | 14ce26e7 | bellard | [CC_OP_ADDQ] = { compute_all_addq, compute_c_addq }, |
1602 | 14ce26e7 | bellard | |
1603 | 14ce26e7 | bellard | [CC_OP_ADCQ] = { compute_all_adcq, compute_c_adcq }, |
1604 | 14ce26e7 | bellard | |
1605 | 14ce26e7 | bellard | [CC_OP_SUBQ] = { compute_all_subq, compute_c_subq }, |
1606 | 14ce26e7 | bellard | |
1607 | 14ce26e7 | bellard | [CC_OP_SBBQ] = { compute_all_sbbq, compute_c_sbbq }, |
1608 | 14ce26e7 | bellard | |
1609 | 14ce26e7 | bellard | [CC_OP_LOGICQ] = { compute_all_logicq, compute_c_logicq }, |
1610 | 14ce26e7 | bellard | |
1611 | 14ce26e7 | bellard | [CC_OP_INCQ] = { compute_all_incq, compute_c_incl }, |
1612 | 14ce26e7 | bellard | |
1613 | 14ce26e7 | bellard | [CC_OP_DECQ] = { compute_all_decq, compute_c_incl }, |
1614 | 14ce26e7 | bellard | |
1615 | 14ce26e7 | bellard | [CC_OP_SHLQ] = { compute_all_shlq, compute_c_shlq }, |
1616 | 14ce26e7 | bellard | |
1617 | 14ce26e7 | bellard | [CC_OP_SARQ] = { compute_all_sarq, compute_c_sarl }, |
1618 | 14ce26e7 | bellard | #endif
|
1619 | 2c0262af | bellard | }; |
1620 | 2c0262af | bellard | |
1621 | 2c0262af | bellard | /* floating point support. Some of the code for complicated x87
|
1622 | 2c0262af | bellard | functions comes from the LGPL'ed x86 emulator found in the Willows
|
1623 | 2c0262af | bellard | TWIN windows emulator. */
|
1624 | 2c0262af | bellard | |
1625 | 2c0262af | bellard | /* fp load FT0 */
|
1626 | 2c0262af | bellard | |
1627 | 2c0262af | bellard | void OPPROTO op_flds_FT0_A0(void) |
1628 | 2c0262af | bellard | { |
1629 | 2c0262af | bellard | #ifdef USE_FP_CONVERT
|
1630 | 14ce26e7 | bellard | FP_CONVERT.i32 = ldl(A0); |
1631 | 2c0262af | bellard | FT0 = FP_CONVERT.f; |
1632 | 2c0262af | bellard | #else
|
1633 | 14ce26e7 | bellard | FT0 = ldfl(A0); |
1634 | 2c0262af | bellard | #endif
|
1635 | 2c0262af | bellard | } |
1636 | 2c0262af | bellard | |
1637 | 2c0262af | bellard | void OPPROTO op_fldl_FT0_A0(void) |
1638 | 2c0262af | bellard | { |
1639 | 2c0262af | bellard | #ifdef USE_FP_CONVERT
|
1640 | 14ce26e7 | bellard | FP_CONVERT.i64 = ldq(A0); |
1641 | 2c0262af | bellard | FT0 = FP_CONVERT.d; |
1642 | 2c0262af | bellard | #else
|
1643 | 14ce26e7 | bellard | FT0 = ldfq(A0); |
1644 | 2c0262af | bellard | #endif
|
1645 | 2c0262af | bellard | } |
1646 | 2c0262af | bellard | |
1647 | 2c0262af | bellard | /* helpers are needed to avoid static constant reference. XXX: find a better way */
|
1648 | 2c0262af | bellard | #ifdef USE_INT_TO_FLOAT_HELPERS
|
1649 | 2c0262af | bellard | |
1650 | 2c0262af | bellard | void helper_fild_FT0_A0(void) |
1651 | 2c0262af | bellard | { |
1652 | 14ce26e7 | bellard | FT0 = (CPU86_LDouble)ldsw(A0); |
1653 | 2c0262af | bellard | } |
1654 | 2c0262af | bellard | |
1655 | 2c0262af | bellard | void helper_fildl_FT0_A0(void) |
1656 | 2c0262af | bellard | { |
1657 | 14ce26e7 | bellard | FT0 = (CPU86_LDouble)((int32_t)ldl(A0)); |
1658 | 2c0262af | bellard | } |
1659 | 2c0262af | bellard | |
1660 | 2c0262af | bellard | void helper_fildll_FT0_A0(void) |
1661 | 2c0262af | bellard | { |
1662 | 14ce26e7 | bellard | FT0 = (CPU86_LDouble)((int64_t)ldq(A0)); |
1663 | 2c0262af | bellard | } |
1664 | 2c0262af | bellard | |
1665 | 2c0262af | bellard | void OPPROTO op_fild_FT0_A0(void) |
1666 | 2c0262af | bellard | { |
1667 | 2c0262af | bellard | helper_fild_FT0_A0(); |
1668 | 2c0262af | bellard | } |
1669 | 2c0262af | bellard | |
1670 | 2c0262af | bellard | void OPPROTO op_fildl_FT0_A0(void) |
1671 | 2c0262af | bellard | { |
1672 | 2c0262af | bellard | helper_fildl_FT0_A0(); |
1673 | 2c0262af | bellard | } |
1674 | 2c0262af | bellard | |
1675 | 2c0262af | bellard | void OPPROTO op_fildll_FT0_A0(void) |
1676 | 2c0262af | bellard | { |
1677 | 2c0262af | bellard | helper_fildll_FT0_A0(); |
1678 | 2c0262af | bellard | } |
1679 | 2c0262af | bellard | |
1680 | 2c0262af | bellard | #else
|
1681 | 2c0262af | bellard | |
1682 | 2c0262af | bellard | void OPPROTO op_fild_FT0_A0(void) |
1683 | 2c0262af | bellard | { |
1684 | 2c0262af | bellard | #ifdef USE_FP_CONVERT
|
1685 | 14ce26e7 | bellard | FP_CONVERT.i32 = ldsw(A0); |
1686 | 2c0262af | bellard | FT0 = (CPU86_LDouble)FP_CONVERT.i32; |
1687 | 2c0262af | bellard | #else
|
1688 | 14ce26e7 | bellard | FT0 = (CPU86_LDouble)ldsw(A0); |
1689 | 2c0262af | bellard | #endif
|
1690 | 2c0262af | bellard | } |
1691 | 2c0262af | bellard | |
1692 | 2c0262af | bellard | void OPPROTO op_fildl_FT0_A0(void) |
1693 | 2c0262af | bellard | { |
1694 | 2c0262af | bellard | #ifdef USE_FP_CONVERT
|
1695 | 14ce26e7 | bellard | FP_CONVERT.i32 = (int32_t) ldl(A0); |
1696 | 2c0262af | bellard | FT0 = (CPU86_LDouble)FP_CONVERT.i32; |
1697 | 2c0262af | bellard | #else
|
1698 | 14ce26e7 | bellard | FT0 = (CPU86_LDouble)((int32_t)ldl(A0)); |
1699 | 2c0262af | bellard | #endif
|
1700 | 2c0262af | bellard | } |
1701 | 2c0262af | bellard | |
1702 | 2c0262af | bellard | void OPPROTO op_fildll_FT0_A0(void) |
1703 | 2c0262af | bellard | { |
1704 | 2c0262af | bellard | #ifdef USE_FP_CONVERT
|
1705 | 14ce26e7 | bellard | FP_CONVERT.i64 = (int64_t) ldq(A0); |
1706 | 2c0262af | bellard | FT0 = (CPU86_LDouble)FP_CONVERT.i64; |
1707 | 2c0262af | bellard | #else
|
1708 | 14ce26e7 | bellard | FT0 = (CPU86_LDouble)((int64_t)ldq(A0)); |
1709 | 2c0262af | bellard | #endif
|
1710 | 2c0262af | bellard | } |
1711 | 2c0262af | bellard | #endif
|
1712 | 2c0262af | bellard | |
1713 | 2c0262af | bellard | /* fp load ST0 */
|
1714 | 2c0262af | bellard | |
1715 | 2c0262af | bellard | void OPPROTO op_flds_ST0_A0(void) |
1716 | 2c0262af | bellard | { |
1717 | 2c0262af | bellard | int new_fpstt;
|
1718 | 2c0262af | bellard | new_fpstt = (env->fpstt - 1) & 7; |
1719 | 2c0262af | bellard | #ifdef USE_FP_CONVERT
|
1720 | 14ce26e7 | bellard | FP_CONVERT.i32 = ldl(A0); |
1721 | 664e0f19 | bellard | env->fpregs[new_fpstt].d = FP_CONVERT.f; |
1722 | 2c0262af | bellard | #else
|
1723 | 664e0f19 | bellard | env->fpregs[new_fpstt].d = ldfl(A0); |
1724 | 2c0262af | bellard | #endif
|
1725 | 2c0262af | bellard | env->fpstt = new_fpstt; |
1726 | 2c0262af | bellard | env->fptags[new_fpstt] = 0; /* validate stack entry */ |
1727 | 2c0262af | bellard | } |
1728 | 2c0262af | bellard | |
1729 | 2c0262af | bellard | void OPPROTO op_fldl_ST0_A0(void) |
1730 | 2c0262af | bellard | { |
1731 | 2c0262af | bellard | int new_fpstt;
|
1732 | 2c0262af | bellard | new_fpstt = (env->fpstt - 1) & 7; |
1733 | 2c0262af | bellard | #ifdef USE_FP_CONVERT
|
1734 | 14ce26e7 | bellard | FP_CONVERT.i64 = ldq(A0); |
1735 | 664e0f19 | bellard | env->fpregs[new_fpstt].d = FP_CONVERT.d; |
1736 | 2c0262af | bellard | #else
|
1737 | 664e0f19 | bellard | env->fpregs[new_fpstt].d = ldfq(A0); |
1738 | 2c0262af | bellard | #endif
|
1739 | 2c0262af | bellard | env->fpstt = new_fpstt; |
1740 | 2c0262af | bellard | env->fptags[new_fpstt] = 0; /* validate stack entry */ |
1741 | 2c0262af | bellard | } |
1742 | 2c0262af | bellard | |
1743 | 2c0262af | bellard | void OPPROTO op_fldt_ST0_A0(void) |
1744 | 2c0262af | bellard | { |
1745 | 2c0262af | bellard | helper_fldt_ST0_A0(); |
1746 | 2c0262af | bellard | } |
1747 | 2c0262af | bellard | |
1748 | 2c0262af | bellard | /* helpers are needed to avoid static constant reference. XXX: find a better way */
|
1749 | 2c0262af | bellard | #ifdef USE_INT_TO_FLOAT_HELPERS
|
1750 | 2c0262af | bellard | |
1751 | 2c0262af | bellard | void helper_fild_ST0_A0(void) |
1752 | 2c0262af | bellard | { |
1753 | 2c0262af | bellard | int new_fpstt;
|
1754 | 2c0262af | bellard | new_fpstt = (env->fpstt - 1) & 7; |
1755 | 664e0f19 | bellard | env->fpregs[new_fpstt].d = (CPU86_LDouble)ldsw(A0); |
1756 | 2c0262af | bellard | env->fpstt = new_fpstt; |
1757 | 2c0262af | bellard | env->fptags[new_fpstt] = 0; /* validate stack entry */ |
1758 | 2c0262af | bellard | } |
1759 | 2c0262af | bellard | |
1760 | 2c0262af | bellard | void helper_fildl_ST0_A0(void) |
1761 | 2c0262af | bellard | { |
1762 | 2c0262af | bellard | int new_fpstt;
|
1763 | 2c0262af | bellard | new_fpstt = (env->fpstt - 1) & 7; |
1764 | 664e0f19 | bellard | env->fpregs[new_fpstt].d = (CPU86_LDouble)((int32_t)ldl(A0)); |
1765 | 2c0262af | bellard | env->fpstt = new_fpstt; |
1766 | 2c0262af | bellard | env->fptags[new_fpstt] = 0; /* validate stack entry */ |
1767 | 2c0262af | bellard | } |
1768 | 2c0262af | bellard | |
1769 | 2c0262af | bellard | void helper_fildll_ST0_A0(void) |
1770 | 2c0262af | bellard | { |
1771 | 2c0262af | bellard | int new_fpstt;
|
1772 | 2c0262af | bellard | new_fpstt = (env->fpstt - 1) & 7; |
1773 | 664e0f19 | bellard | env->fpregs[new_fpstt].d = (CPU86_LDouble)((int64_t)ldq(A0)); |
1774 | 2c0262af | bellard | env->fpstt = new_fpstt; |
1775 | 2c0262af | bellard | env->fptags[new_fpstt] = 0; /* validate stack entry */ |
1776 | 2c0262af | bellard | } |
1777 | 2c0262af | bellard | |
1778 | 2c0262af | bellard | void OPPROTO op_fild_ST0_A0(void) |
1779 | 2c0262af | bellard | { |
1780 | 2c0262af | bellard | helper_fild_ST0_A0(); |
1781 | 2c0262af | bellard | } |
1782 | 2c0262af | bellard | |
1783 | 2c0262af | bellard | void OPPROTO op_fildl_ST0_A0(void) |
1784 | 2c0262af | bellard | { |
1785 | 2c0262af | bellard | helper_fildl_ST0_A0(); |
1786 | 2c0262af | bellard | } |
1787 | 2c0262af | bellard | |
1788 | 2c0262af | bellard | void OPPROTO op_fildll_ST0_A0(void) |
1789 | 2c0262af | bellard | { |
1790 | 2c0262af | bellard | helper_fildll_ST0_A0(); |
1791 | 2c0262af | bellard | } |
1792 | 2c0262af | bellard | |
1793 | 2c0262af | bellard | #else
|
1794 | 2c0262af | bellard | |
1795 | 2c0262af | bellard | void OPPROTO op_fild_ST0_A0(void) |
1796 | 2c0262af | bellard | { |
1797 | 2c0262af | bellard | int new_fpstt;
|
1798 | 2c0262af | bellard | new_fpstt = (env->fpstt - 1) & 7; |
1799 | 2c0262af | bellard | #ifdef USE_FP_CONVERT
|
1800 | 14ce26e7 | bellard | FP_CONVERT.i32 = ldsw(A0); |
1801 | 664e0f19 | bellard | env->fpregs[new_fpstt].d = (CPU86_LDouble)FP_CONVERT.i32; |
1802 | 2c0262af | bellard | #else
|
1803 | 664e0f19 | bellard | env->fpregs[new_fpstt].d = (CPU86_LDouble)ldsw(A0); |
1804 | 2c0262af | bellard | #endif
|
1805 | 2c0262af | bellard | env->fpstt = new_fpstt; |
1806 | 2c0262af | bellard | env->fptags[new_fpstt] = 0; /* validate stack entry */ |
1807 | 2c0262af | bellard | } |
1808 | 2c0262af | bellard | |
1809 | 2c0262af | bellard | void OPPROTO op_fildl_ST0_A0(void) |
1810 | 2c0262af | bellard | { |
1811 | 2c0262af | bellard | int new_fpstt;
|
1812 | 2c0262af | bellard | new_fpstt = (env->fpstt - 1) & 7; |
1813 | 2c0262af | bellard | #ifdef USE_FP_CONVERT
|
1814 | 14ce26e7 | bellard | FP_CONVERT.i32 = (int32_t) ldl(A0); |
1815 | 664e0f19 | bellard | env->fpregs[new_fpstt].d = (CPU86_LDouble)FP_CONVERT.i32; |
1816 | 2c0262af | bellard | #else
|
1817 | 664e0f19 | bellard | env->fpregs[new_fpstt].d = (CPU86_LDouble)((int32_t)ldl(A0)); |
1818 | 2c0262af | bellard | #endif
|
1819 | 2c0262af | bellard | env->fpstt = new_fpstt; |
1820 | 2c0262af | bellard | env->fptags[new_fpstt] = 0; /* validate stack entry */ |
1821 | 2c0262af | bellard | } |
1822 | 2c0262af | bellard | |
1823 | 2c0262af | bellard | void OPPROTO op_fildll_ST0_A0(void) |
1824 | 2c0262af | bellard | { |
1825 | 2c0262af | bellard | int new_fpstt;
|
1826 | 2c0262af | bellard | new_fpstt = (env->fpstt - 1) & 7; |
1827 | 2c0262af | bellard | #ifdef USE_FP_CONVERT
|
1828 | 14ce26e7 | bellard | FP_CONVERT.i64 = (int64_t) ldq(A0); |
1829 | 664e0f19 | bellard | env->fpregs[new_fpstt].d = (CPU86_LDouble)FP_CONVERT.i64; |
1830 | 2c0262af | bellard | #else
|
1831 | 664e0f19 | bellard | env->fpregs[new_fpstt].d = (CPU86_LDouble)((int64_t)ldq(A0)); |
1832 | 2c0262af | bellard | #endif
|
1833 | 2c0262af | bellard | env->fpstt = new_fpstt; |
1834 | 2c0262af | bellard | env->fptags[new_fpstt] = 0; /* validate stack entry */ |
1835 | 2c0262af | bellard | } |
1836 | 2c0262af | bellard | |
1837 | 2c0262af | bellard | #endif
|
1838 | 2c0262af | bellard | |
1839 | 2c0262af | bellard | /* fp store */
|
1840 | 2c0262af | bellard | |
1841 | 2c0262af | bellard | void OPPROTO op_fsts_ST0_A0(void) |
1842 | 2c0262af | bellard | { |
1843 | 2c0262af | bellard | #ifdef USE_FP_CONVERT
|
1844 | 2c0262af | bellard | FP_CONVERT.f = (float)ST0;
|
1845 | 14ce26e7 | bellard | stfl(A0, FP_CONVERT.f); |
1846 | 2c0262af | bellard | #else
|
1847 | 14ce26e7 | bellard | stfl(A0, (float)ST0);
|
1848 | 2c0262af | bellard | #endif
|
1849 | 6eea2b1b | bellard | FORCE_RET(); |
1850 | 2c0262af | bellard | } |
1851 | 2c0262af | bellard | |
1852 | 2c0262af | bellard | void OPPROTO op_fstl_ST0_A0(void) |
1853 | 2c0262af | bellard | { |
1854 | 14ce26e7 | bellard | stfq(A0, (double)ST0);
|
1855 | 6eea2b1b | bellard | FORCE_RET(); |
1856 | 2c0262af | bellard | } |
1857 | 2c0262af | bellard | |
1858 | 2c0262af | bellard | void OPPROTO op_fstt_ST0_A0(void) |
1859 | 2c0262af | bellard | { |
1860 | 2c0262af | bellard | helper_fstt_ST0_A0(); |
1861 | 2c0262af | bellard | } |
1862 | 2c0262af | bellard | |
1863 | 2c0262af | bellard | void OPPROTO op_fist_ST0_A0(void) |
1864 | 2c0262af | bellard | { |
1865 | 2c0262af | bellard | #if defined(__sparc__) && !defined(__sparc_v9__)
|
1866 | 2c0262af | bellard | register CPU86_LDouble d asm("o0"); |
1867 | 2c0262af | bellard | #else
|
1868 | 2c0262af | bellard | CPU86_LDouble d; |
1869 | 2c0262af | bellard | #endif
|
1870 | 2c0262af | bellard | int val;
|
1871 | 2c0262af | bellard | |
1872 | 2c0262af | bellard | d = ST0; |
1873 | 7a0e1f41 | bellard | val = floatx_to_int32(d, &env->fp_status); |
1874 | 2c0262af | bellard | if (val != (int16_t)val)
|
1875 | 2c0262af | bellard | val = -32768;
|
1876 | 14ce26e7 | bellard | stw(A0, val); |
1877 | 6eea2b1b | bellard | FORCE_RET(); |
1878 | 2c0262af | bellard | } |
1879 | 2c0262af | bellard | |
1880 | 2c0262af | bellard | void OPPROTO op_fistl_ST0_A0(void) |
1881 | 2c0262af | bellard | { |
1882 | 2c0262af | bellard | #if defined(__sparc__) && !defined(__sparc_v9__)
|
1883 | 2c0262af | bellard | register CPU86_LDouble d asm("o0"); |
1884 | 2c0262af | bellard | #else
|
1885 | 2c0262af | bellard | CPU86_LDouble d; |
1886 | 2c0262af | bellard | #endif
|
1887 | 2c0262af | bellard | int val;
|
1888 | 2c0262af | bellard | |
1889 | 2c0262af | bellard | d = ST0; |
1890 | 7a0e1f41 | bellard | val = floatx_to_int32(d, &env->fp_status); |
1891 | 14ce26e7 | bellard | stl(A0, val); |
1892 | 6eea2b1b | bellard | FORCE_RET(); |
1893 | 2c0262af | bellard | } |
1894 | 2c0262af | bellard | |
1895 | 2c0262af | bellard | void OPPROTO op_fistll_ST0_A0(void) |
1896 | 2c0262af | bellard | { |
1897 | 2c0262af | bellard | #if defined(__sparc__) && !defined(__sparc_v9__)
|
1898 | 2c0262af | bellard | register CPU86_LDouble d asm("o0"); |
1899 | 2c0262af | bellard | #else
|
1900 | 2c0262af | bellard | CPU86_LDouble d; |
1901 | 2c0262af | bellard | #endif
|
1902 | 2c0262af | bellard | int64_t val; |
1903 | 2c0262af | bellard | |
1904 | 2c0262af | bellard | d = ST0; |
1905 | 7a0e1f41 | bellard | val = floatx_to_int64(d, &env->fp_status); |
1906 | 14ce26e7 | bellard | stq(A0, val); |
1907 | 6eea2b1b | bellard | FORCE_RET(); |
1908 | 2c0262af | bellard | } |
1909 | 2c0262af | bellard | |
1910 | 2c0262af | bellard | void OPPROTO op_fbld_ST0_A0(void) |
1911 | 2c0262af | bellard | { |
1912 | 2c0262af | bellard | helper_fbld_ST0_A0(); |
1913 | 2c0262af | bellard | } |
1914 | 2c0262af | bellard | |
1915 | 2c0262af | bellard | void OPPROTO op_fbst_ST0_A0(void) |
1916 | 2c0262af | bellard | { |
1917 | 2c0262af | bellard | helper_fbst_ST0_A0(); |
1918 | 2c0262af | bellard | } |
1919 | 2c0262af | bellard | |
1920 | 2c0262af | bellard | /* FPU move */
|
1921 | 2c0262af | bellard | |
1922 | 2c0262af | bellard | void OPPROTO op_fpush(void) |
1923 | 2c0262af | bellard | { |
1924 | 2c0262af | bellard | fpush(); |
1925 | 2c0262af | bellard | } |
1926 | 2c0262af | bellard | |
1927 | 2c0262af | bellard | void OPPROTO op_fpop(void) |
1928 | 2c0262af | bellard | { |
1929 | 2c0262af | bellard | fpop(); |
1930 | 2c0262af | bellard | } |
1931 | 2c0262af | bellard | |
1932 | 2c0262af | bellard | void OPPROTO op_fdecstp(void) |
1933 | 2c0262af | bellard | { |
1934 | 2c0262af | bellard | env->fpstt = (env->fpstt - 1) & 7; |
1935 | 2c0262af | bellard | env->fpus &= (~0x4700);
|
1936 | 2c0262af | bellard | } |
1937 | 2c0262af | bellard | |
1938 | 2c0262af | bellard | void OPPROTO op_fincstp(void) |
1939 | 2c0262af | bellard | { |
1940 | 2c0262af | bellard | env->fpstt = (env->fpstt + 1) & 7; |
1941 | 2c0262af | bellard | env->fpus &= (~0x4700);
|
1942 | 2c0262af | bellard | } |
1943 | 2c0262af | bellard | |
1944 | 5fef40fb | bellard | void OPPROTO op_ffree_STN(void) |
1945 | 5fef40fb | bellard | { |
1946 | 5fef40fb | bellard | env->fptags[(env->fpstt + PARAM1) & 7] = 1; |
1947 | 5fef40fb | bellard | } |
1948 | 5fef40fb | bellard | |
1949 | 2c0262af | bellard | void OPPROTO op_fmov_ST0_FT0(void) |
1950 | 2c0262af | bellard | { |
1951 | 2c0262af | bellard | ST0 = FT0; |
1952 | 2c0262af | bellard | } |
1953 | 2c0262af | bellard | |
1954 | 2c0262af | bellard | void OPPROTO op_fmov_FT0_STN(void) |
1955 | 2c0262af | bellard | { |
1956 | 2c0262af | bellard | FT0 = ST(PARAM1); |
1957 | 2c0262af | bellard | } |
1958 | 2c0262af | bellard | |
1959 | 2c0262af | bellard | void OPPROTO op_fmov_ST0_STN(void) |
1960 | 2c0262af | bellard | { |
1961 | 2c0262af | bellard | ST0 = ST(PARAM1); |
1962 | 2c0262af | bellard | } |
1963 | 2c0262af | bellard | |
1964 | 2c0262af | bellard | void OPPROTO op_fmov_STN_ST0(void) |
1965 | 2c0262af | bellard | { |
1966 | 2c0262af | bellard | ST(PARAM1) = ST0; |
1967 | 2c0262af | bellard | } |
1968 | 2c0262af | bellard | |
1969 | 2c0262af | bellard | void OPPROTO op_fxchg_ST0_STN(void) |
1970 | 2c0262af | bellard | { |
1971 | 2c0262af | bellard | CPU86_LDouble tmp; |
1972 | 2c0262af | bellard | tmp = ST(PARAM1); |
1973 | 2c0262af | bellard | ST(PARAM1) = ST0; |
1974 | 2c0262af | bellard | ST0 = tmp; |
1975 | 2c0262af | bellard | } |
1976 | 2c0262af | bellard | |
1977 | 2c0262af | bellard | /* FPU operations */
|
1978 | 2c0262af | bellard | |
1979 | 43fb823b | bellard | const int fcom_ccval[4] = {0x0100, 0x4000, 0x0000, 0x4500}; |
1980 | 43fb823b | bellard | |
1981 | 2c0262af | bellard | void OPPROTO op_fcom_ST0_FT0(void) |
1982 | 2c0262af | bellard | { |
1983 | 43fb823b | bellard | int ret;
|
1984 | 43fb823b | bellard | |
1985 | 43fb823b | bellard | ret = floatx_compare(ST0, FT0, &env->fp_status); |
1986 | 43fb823b | bellard | env->fpus = (env->fpus & ~0x4500) | fcom_ccval[ret + 1]; |
1987 | 2c0262af | bellard | FORCE_RET(); |
1988 | 2c0262af | bellard | } |
1989 | 2c0262af | bellard | |
1990 | 2c0262af | bellard | void OPPROTO op_fucom_ST0_FT0(void) |
1991 | 2c0262af | bellard | { |
1992 | 43fb823b | bellard | int ret;
|
1993 | 43fb823b | bellard | |
1994 | 43fb823b | bellard | ret = floatx_compare_quiet(ST0, FT0, &env->fp_status); |
1995 | 43fb823b | bellard | env->fpus = (env->fpus & ~0x4500) | fcom_ccval[ret+ 1]; |
1996 | 2c0262af | bellard | FORCE_RET(); |
1997 | 2c0262af | bellard | } |
1998 | 2c0262af | bellard | |
1999 | 43fb823b | bellard | const int fcomi_ccval[4] = {CC_C, CC_Z, 0, CC_Z | CC_P | CC_C}; |
2000 | 43fb823b | bellard | |
2001 | 2c0262af | bellard | void OPPROTO op_fcomi_ST0_FT0(void) |
2002 | 2c0262af | bellard | { |
2003 | 43fb823b | bellard | int eflags;
|
2004 | 43fb823b | bellard | int ret;
|
2005 | 43fb823b | bellard | |
2006 | 43fb823b | bellard | ret = floatx_compare(ST0, FT0, &env->fp_status); |
2007 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
2008 | 43fb823b | bellard | eflags = (eflags & ~(CC_Z | CC_P | CC_C)) | fcomi_ccval[ret + 1];
|
2009 | 2c0262af | bellard | CC_SRC = eflags; |
2010 | 2c0262af | bellard | FORCE_RET(); |
2011 | 2c0262af | bellard | } |
2012 | 2c0262af | bellard | |
2013 | 2c0262af | bellard | void OPPROTO op_fucomi_ST0_FT0(void) |
2014 | 2c0262af | bellard | { |
2015 | 43fb823b | bellard | int eflags;
|
2016 | 43fb823b | bellard | int ret;
|
2017 | 43fb823b | bellard | |
2018 | 43fb823b | bellard | ret = floatx_compare_quiet(ST0, FT0, &env->fp_status); |
2019 | 2c0262af | bellard | eflags = cc_table[CC_OP].compute_all(); |
2020 | 43fb823b | bellard | eflags = (eflags & ~(CC_Z | CC_P | CC_C)) | fcomi_ccval[ret + 1];
|
2021 | 2c0262af | bellard | CC_SRC = eflags; |
2022 | 2c0262af | bellard | FORCE_RET(); |
2023 | 2c0262af | bellard | } |
2024 | 2c0262af | bellard | |
2025 | 80043406 | bellard | void OPPROTO op_fcmov_ST0_STN_T0(void) |
2026 | 80043406 | bellard | { |
2027 | 80043406 | bellard | if (T0) {
|
2028 | 80043406 | bellard | ST0 = ST(PARAM1); |
2029 | 80043406 | bellard | } |
2030 | 80043406 | bellard | FORCE_RET(); |
2031 | 80043406 | bellard | } |
2032 | 80043406 | bellard | |
2033 | 2c0262af | bellard | void OPPROTO op_fadd_ST0_FT0(void) |
2034 | 2c0262af | bellard | { |
2035 | 2c0262af | bellard | ST0 += FT0; |
2036 | 2c0262af | bellard | } |
2037 | 2c0262af | bellard | |
2038 | 2c0262af | bellard | void OPPROTO op_fmul_ST0_FT0(void) |
2039 | 2c0262af | bellard | { |
2040 | 2c0262af | bellard | ST0 *= FT0; |
2041 | 2c0262af | bellard | } |
2042 | 2c0262af | bellard | |
2043 | 2c0262af | bellard | void OPPROTO op_fsub_ST0_FT0(void) |
2044 | 2c0262af | bellard | { |
2045 | 2c0262af | bellard | ST0 -= FT0; |
2046 | 2c0262af | bellard | } |
2047 | 2c0262af | bellard | |
2048 | 2c0262af | bellard | void OPPROTO op_fsubr_ST0_FT0(void) |
2049 | 2c0262af | bellard | { |
2050 | 2c0262af | bellard | ST0 = FT0 - ST0; |
2051 | 2c0262af | bellard | } |
2052 | 2c0262af | bellard | |
2053 | 2c0262af | bellard | void OPPROTO op_fdiv_ST0_FT0(void) |
2054 | 2c0262af | bellard | { |
2055 | 2ee73ac3 | bellard | ST0 = helper_fdiv(ST0, FT0); |
2056 | 2c0262af | bellard | } |
2057 | 2c0262af | bellard | |
2058 | 2c0262af | bellard | void OPPROTO op_fdivr_ST0_FT0(void) |
2059 | 2c0262af | bellard | { |
2060 | 2ee73ac3 | bellard | ST0 = helper_fdiv(FT0, ST0); |
2061 | 2c0262af | bellard | } |
2062 | 2c0262af | bellard | |
2063 | 2c0262af | bellard | /* fp operations between STN and ST0 */
|
2064 | 2c0262af | bellard | |
2065 | 2c0262af | bellard | void OPPROTO op_fadd_STN_ST0(void) |
2066 | 2c0262af | bellard | { |
2067 | 2c0262af | bellard | ST(PARAM1) += ST0; |
2068 | 2c0262af | bellard | } |
2069 | 2c0262af | bellard | |
2070 | 2c0262af | bellard | void OPPROTO op_fmul_STN_ST0(void) |
2071 | 2c0262af | bellard | { |
2072 | 2c0262af | bellard | ST(PARAM1) *= ST0; |
2073 | 2c0262af | bellard | } |
2074 | 2c0262af | bellard | |
2075 | 2c0262af | bellard | void OPPROTO op_fsub_STN_ST0(void) |
2076 | 2c0262af | bellard | { |
2077 | 2c0262af | bellard | ST(PARAM1) -= ST0; |
2078 | 2c0262af | bellard | } |
2079 | 2c0262af | bellard | |
2080 | 2c0262af | bellard | void OPPROTO op_fsubr_STN_ST0(void) |
2081 | 2c0262af | bellard | { |
2082 | 2c0262af | bellard | CPU86_LDouble *p; |
2083 | 2c0262af | bellard | p = &ST(PARAM1); |
2084 | 2c0262af | bellard | *p = ST0 - *p; |
2085 | 2c0262af | bellard | } |
2086 | 2c0262af | bellard | |
2087 | 2c0262af | bellard | void OPPROTO op_fdiv_STN_ST0(void) |
2088 | 2c0262af | bellard | { |
2089 | 2ee73ac3 | bellard | CPU86_LDouble *p; |
2090 | 2ee73ac3 | bellard | p = &ST(PARAM1); |
2091 | 2ee73ac3 | bellard | *p = helper_fdiv(*p, ST0); |
2092 | 2c0262af | bellard | } |
2093 | 2c0262af | bellard | |
2094 | 2c0262af | bellard | void OPPROTO op_fdivr_STN_ST0(void) |
2095 | 2c0262af | bellard | { |
2096 | 2c0262af | bellard | CPU86_LDouble *p; |
2097 | 2c0262af | bellard | p = &ST(PARAM1); |
2098 | 2ee73ac3 | bellard | *p = helper_fdiv(ST0, *p); |
2099 | 2c0262af | bellard | } |
2100 | 2c0262af | bellard | |
2101 | 2c0262af | bellard | /* misc FPU operations */
|
2102 | 2c0262af | bellard | void OPPROTO op_fchs_ST0(void) |
2103 | 2c0262af | bellard | { |
2104 | 7a0e1f41 | bellard | ST0 = floatx_chs(ST0); |
2105 | 2c0262af | bellard | } |
2106 | 2c0262af | bellard | |
2107 | 2c0262af | bellard | void OPPROTO op_fabs_ST0(void) |
2108 | 2c0262af | bellard | { |
2109 | 7a0e1f41 | bellard | ST0 = floatx_abs(ST0); |
2110 | 2c0262af | bellard | } |
2111 | 2c0262af | bellard | |
2112 | 2c0262af | bellard | void OPPROTO op_fxam_ST0(void) |
2113 | 2c0262af | bellard | { |
2114 | 2c0262af | bellard | helper_fxam_ST0(); |
2115 | 2c0262af | bellard | } |
2116 | 2c0262af | bellard | |
2117 | 2c0262af | bellard | void OPPROTO op_fld1_ST0(void) |
2118 | 2c0262af | bellard | { |
2119 | 2c0262af | bellard | ST0 = f15rk[1];
|
2120 | 2c0262af | bellard | } |
2121 | 2c0262af | bellard | |
2122 | 2c0262af | bellard | void OPPROTO op_fldl2t_ST0(void) |
2123 | 2c0262af | bellard | { |
2124 | 2c0262af | bellard | ST0 = f15rk[6];
|
2125 | 2c0262af | bellard | } |
2126 | 2c0262af | bellard | |
2127 | 2c0262af | bellard | void OPPROTO op_fldl2e_ST0(void) |
2128 | 2c0262af | bellard | { |
2129 | 2c0262af | bellard | ST0 = f15rk[5];
|
2130 | 2c0262af | bellard | } |
2131 | 2c0262af | bellard | |
2132 | 2c0262af | bellard | void OPPROTO op_fldpi_ST0(void) |
2133 | 2c0262af | bellard | { |
2134 | 2c0262af | bellard | ST0 = f15rk[2];
|
2135 | 2c0262af | bellard | } |
2136 | 2c0262af | bellard | |
2137 | 2c0262af | bellard | void OPPROTO op_fldlg2_ST0(void) |
2138 | 2c0262af | bellard | { |
2139 | 2c0262af | bellard | ST0 = f15rk[3];
|
2140 | 2c0262af | bellard | } |
2141 | 2c0262af | bellard | |
2142 | 2c0262af | bellard | void OPPROTO op_fldln2_ST0(void) |
2143 | 2c0262af | bellard | { |
2144 | 2c0262af | bellard | ST0 = f15rk[4];
|
2145 | 2c0262af | bellard | } |
2146 | 2c0262af | bellard | |
2147 | 2c0262af | bellard | void OPPROTO op_fldz_ST0(void) |
2148 | 2c0262af | bellard | { |
2149 | 2c0262af | bellard | ST0 = f15rk[0];
|
2150 | 2c0262af | bellard | } |
2151 | 2c0262af | bellard | |
2152 | 2c0262af | bellard | void OPPROTO op_fldz_FT0(void) |
2153 | 2c0262af | bellard | { |
2154 | 6a8c397d | bellard | FT0 = f15rk[0];
|
2155 | 2c0262af | bellard | } |
2156 | 2c0262af | bellard | |
2157 | 2c0262af | bellard | /* associated heplers to reduce generated code length and to simplify
|
2158 | 2c0262af | bellard | relocation (FP constants are usually stored in .rodata section) */
|
2159 | 2c0262af | bellard | |
2160 | 2c0262af | bellard | void OPPROTO op_f2xm1(void) |
2161 | 2c0262af | bellard | { |
2162 | 2c0262af | bellard | helper_f2xm1(); |
2163 | 2c0262af | bellard | } |
2164 | 2c0262af | bellard | |
2165 | 2c0262af | bellard | void OPPROTO op_fyl2x(void) |
2166 | 2c0262af | bellard | { |
2167 | 2c0262af | bellard | helper_fyl2x(); |
2168 | 2c0262af | bellard | } |
2169 | 2c0262af | bellard | |
2170 | 2c0262af | bellard | void OPPROTO op_fptan(void) |
2171 | 2c0262af | bellard | { |
2172 | 2c0262af | bellard | helper_fptan(); |
2173 | 2c0262af | bellard | } |
2174 | 2c0262af | bellard | |
2175 | 2c0262af | bellard | void OPPROTO op_fpatan(void) |
2176 | 2c0262af | bellard | { |
2177 | 2c0262af | bellard | helper_fpatan(); |
2178 | 2c0262af | bellard | } |
2179 | 2c0262af | bellard | |
2180 | 2c0262af | bellard | void OPPROTO op_fxtract(void) |
2181 | 2c0262af | bellard | { |
2182 | 2c0262af | bellard | helper_fxtract(); |
2183 | 2c0262af | bellard | } |
2184 | 2c0262af | bellard | |
2185 | 2c0262af | bellard | void OPPROTO op_fprem1(void) |
2186 | 2c0262af | bellard | { |
2187 | 2c0262af | bellard | helper_fprem1(); |
2188 | 2c0262af | bellard | } |
2189 | 2c0262af | bellard | |
2190 | 2c0262af | bellard | |
2191 | 2c0262af | bellard | void OPPROTO op_fprem(void) |
2192 | 2c0262af | bellard | { |
2193 | 2c0262af | bellard | helper_fprem(); |
2194 | 2c0262af | bellard | } |
2195 | 2c0262af | bellard | |
2196 | 2c0262af | bellard | void OPPROTO op_fyl2xp1(void) |
2197 | 2c0262af | bellard | { |
2198 | 2c0262af | bellard | helper_fyl2xp1(); |
2199 | 2c0262af | bellard | } |
2200 | 2c0262af | bellard | |
2201 | 2c0262af | bellard | void OPPROTO op_fsqrt(void) |
2202 | 2c0262af | bellard | { |
2203 | 2c0262af | bellard | helper_fsqrt(); |
2204 | 2c0262af | bellard | } |
2205 | 2c0262af | bellard | |
2206 | 2c0262af | bellard | void OPPROTO op_fsincos(void) |
2207 | 2c0262af | bellard | { |
2208 | 2c0262af | bellard | helper_fsincos(); |
2209 | 2c0262af | bellard | } |
2210 | 2c0262af | bellard | |
2211 | 2c0262af | bellard | void OPPROTO op_frndint(void) |
2212 | 2c0262af | bellard | { |
2213 | 2c0262af | bellard | helper_frndint(); |
2214 | 2c0262af | bellard | } |
2215 | 2c0262af | bellard | |
2216 | 2c0262af | bellard | void OPPROTO op_fscale(void) |
2217 | 2c0262af | bellard | { |
2218 | 2c0262af | bellard | helper_fscale(); |
2219 | 2c0262af | bellard | } |
2220 | 2c0262af | bellard | |
2221 | 2c0262af | bellard | void OPPROTO op_fsin(void) |
2222 | 2c0262af | bellard | { |
2223 | 2c0262af | bellard | helper_fsin(); |
2224 | 2c0262af | bellard | } |
2225 | 2c0262af | bellard | |
2226 | 2c0262af | bellard | void OPPROTO op_fcos(void) |
2227 | 2c0262af | bellard | { |
2228 | 2c0262af | bellard | helper_fcos(); |
2229 | 2c0262af | bellard | } |
2230 | 2c0262af | bellard | |
2231 | 2c0262af | bellard | void OPPROTO op_fnstsw_A0(void) |
2232 | 2c0262af | bellard | { |
2233 | 2c0262af | bellard | int fpus;
|
2234 | 2c0262af | bellard | fpus = (env->fpus & ~0x3800) | (env->fpstt & 0x7) << 11; |
2235 | 14ce26e7 | bellard | stw(A0, fpus); |
2236 | 6eea2b1b | bellard | FORCE_RET(); |
2237 | 2c0262af | bellard | } |
2238 | 2c0262af | bellard | |
2239 | 2c0262af | bellard | void OPPROTO op_fnstsw_EAX(void) |
2240 | 2c0262af | bellard | { |
2241 | 2c0262af | bellard | int fpus;
|
2242 | 2c0262af | bellard | fpus = (env->fpus & ~0x3800) | (env->fpstt & 0x7) << 11; |
2243 | 14ce26e7 | bellard | EAX = (EAX & ~0xffff) | fpus;
|
2244 | 2c0262af | bellard | } |
2245 | 2c0262af | bellard | |
2246 | 2c0262af | bellard | void OPPROTO op_fnstcw_A0(void) |
2247 | 2c0262af | bellard | { |
2248 | 14ce26e7 | bellard | stw(A0, env->fpuc); |
2249 | 6eea2b1b | bellard | FORCE_RET(); |
2250 | 2c0262af | bellard | } |
2251 | 2c0262af | bellard | |
2252 | 2c0262af | bellard | void OPPROTO op_fldcw_A0(void) |
2253 | 2c0262af | bellard | { |
2254 | 14ce26e7 | bellard | env->fpuc = lduw(A0); |
2255 | 7a0e1f41 | bellard | update_fp_status(); |
2256 | 2c0262af | bellard | } |
2257 | 2c0262af | bellard | |
2258 | 2c0262af | bellard | void OPPROTO op_fclex(void) |
2259 | 2c0262af | bellard | { |
2260 | 2c0262af | bellard | env->fpus &= 0x7f00;
|
2261 | 2c0262af | bellard | } |
2262 | 2c0262af | bellard | |
2263 | 2ee73ac3 | bellard | void OPPROTO op_fwait(void) |
2264 | 2ee73ac3 | bellard | { |
2265 | 2ee73ac3 | bellard | if (env->fpus & FPUS_SE)
|
2266 | 2ee73ac3 | bellard | fpu_raise_exception(); |
2267 | 2ee73ac3 | bellard | FORCE_RET(); |
2268 | 2ee73ac3 | bellard | } |
2269 | 2ee73ac3 | bellard | |
2270 | 2c0262af | bellard | void OPPROTO op_fninit(void) |
2271 | 2c0262af | bellard | { |
2272 | 2c0262af | bellard | env->fpus = 0;
|
2273 | 2c0262af | bellard | env->fpstt = 0;
|
2274 | 2c0262af | bellard | env->fpuc = 0x37f;
|
2275 | 2c0262af | bellard | env->fptags[0] = 1; |
2276 | 2c0262af | bellard | env->fptags[1] = 1; |
2277 | 2c0262af | bellard | env->fptags[2] = 1; |
2278 | 2c0262af | bellard | env->fptags[3] = 1; |
2279 | 2c0262af | bellard | env->fptags[4] = 1; |
2280 | 2c0262af | bellard | env->fptags[5] = 1; |
2281 | 2c0262af | bellard | env->fptags[6] = 1; |
2282 | 2c0262af | bellard | env->fptags[7] = 1; |
2283 | 2c0262af | bellard | } |
2284 | 2c0262af | bellard | |
2285 | 2c0262af | bellard | void OPPROTO op_fnstenv_A0(void) |
2286 | 2c0262af | bellard | { |
2287 | 14ce26e7 | bellard | helper_fstenv(A0, PARAM1); |
2288 | 2c0262af | bellard | } |
2289 | 2c0262af | bellard | |
2290 | 2c0262af | bellard | void OPPROTO op_fldenv_A0(void) |
2291 | 2c0262af | bellard | { |
2292 | 14ce26e7 | bellard | helper_fldenv(A0, PARAM1); |
2293 | 2c0262af | bellard | } |
2294 | 2c0262af | bellard | |
2295 | 2c0262af | bellard | void OPPROTO op_fnsave_A0(void) |
2296 | 2c0262af | bellard | { |
2297 | 14ce26e7 | bellard | helper_fsave(A0, PARAM1); |
2298 | 2c0262af | bellard | } |
2299 | 2c0262af | bellard | |
2300 | 2c0262af | bellard | void OPPROTO op_frstor_A0(void) |
2301 | 2c0262af | bellard | { |
2302 | 14ce26e7 | bellard | helper_frstor(A0, PARAM1); |
2303 | 2c0262af | bellard | } |
2304 | 2c0262af | bellard | |
2305 | 2c0262af | bellard | /* threading support */
|
2306 | 2c0262af | bellard | void OPPROTO op_lock(void) |
2307 | 2c0262af | bellard | { |
2308 | 2c0262af | bellard | cpu_lock(); |
2309 | 2c0262af | bellard | } |
2310 | 2c0262af | bellard | |
2311 | 2c0262af | bellard | void OPPROTO op_unlock(void) |
2312 | 2c0262af | bellard | { |
2313 | 2c0262af | bellard | cpu_unlock(); |
2314 | 2c0262af | bellard | } |
2315 | 2c0262af | bellard | |
2316 | 14ce26e7 | bellard | /* SSE support */
|
2317 | 14ce26e7 | bellard | static inline void memcpy16(void *d, void *s) |
2318 | 14ce26e7 | bellard | { |
2319 | 14ce26e7 | bellard | ((uint32_t *)d)[0] = ((uint32_t *)s)[0]; |
2320 | 14ce26e7 | bellard | ((uint32_t *)d)[1] = ((uint32_t *)s)[1]; |
2321 | 14ce26e7 | bellard | ((uint32_t *)d)[2] = ((uint32_t *)s)[2]; |
2322 | 14ce26e7 | bellard | ((uint32_t *)d)[3] = ((uint32_t *)s)[3]; |
2323 | 14ce26e7 | bellard | } |
2324 | 14ce26e7 | bellard | |
2325 | 14ce26e7 | bellard | void OPPROTO op_movo(void) |
2326 | 14ce26e7 | bellard | { |
2327 | 14ce26e7 | bellard | /* XXX: badly generated code */
|
2328 | 14ce26e7 | bellard | XMMReg *d, *s; |
2329 | 14ce26e7 | bellard | d = (XMMReg *)((char *)env + PARAM1);
|
2330 | 14ce26e7 | bellard | s = (XMMReg *)((char *)env + PARAM2);
|
2331 | 14ce26e7 | bellard | memcpy16(d, s); |
2332 | 14ce26e7 | bellard | } |
2333 | 14ce26e7 | bellard | |
2334 | 664e0f19 | bellard | void OPPROTO op_movq(void) |
2335 | 664e0f19 | bellard | { |
2336 | 664e0f19 | bellard | uint64_t *d, *s; |
2337 | 664e0f19 | bellard | d = (uint64_t *)((char *)env + PARAM1);
|
2338 | 664e0f19 | bellard | s = (uint64_t *)((char *)env + PARAM2);
|
2339 | 664e0f19 | bellard | *d = *s; |
2340 | 664e0f19 | bellard | } |
2341 | 664e0f19 | bellard | |
2342 | 664e0f19 | bellard | void OPPROTO op_movl(void) |
2343 | 664e0f19 | bellard | { |
2344 | 664e0f19 | bellard | uint32_t *d, *s; |
2345 | 664e0f19 | bellard | d = (uint32_t *)((char *)env + PARAM1);
|
2346 | 664e0f19 | bellard | s = (uint32_t *)((char *)env + PARAM2);
|
2347 | 664e0f19 | bellard | *d = *s; |
2348 | 664e0f19 | bellard | } |
2349 | 664e0f19 | bellard | |
2350 | 664e0f19 | bellard | void OPPROTO op_movq_env_0(void) |
2351 | 664e0f19 | bellard | { |
2352 | 664e0f19 | bellard | uint64_t *d; |
2353 | 664e0f19 | bellard | d = (uint64_t *)((char *)env + PARAM1);
|
2354 | 664e0f19 | bellard | *d = 0;
|
2355 | 664e0f19 | bellard | } |
2356 | 664e0f19 | bellard | |
2357 | 14ce26e7 | bellard | void OPPROTO op_fxsave_A0(void) |
2358 | 14ce26e7 | bellard | { |
2359 | 14ce26e7 | bellard | helper_fxsave(A0, PARAM1); |
2360 | 14ce26e7 | bellard | } |
2361 | 14ce26e7 | bellard | |
2362 | 14ce26e7 | bellard | void OPPROTO op_fxrstor_A0(void) |
2363 | 14ce26e7 | bellard | { |
2364 | 14ce26e7 | bellard | helper_fxrstor(A0, PARAM1); |
2365 | 14ce26e7 | bellard | } |
2366 | 664e0f19 | bellard | |
2367 | 664e0f19 | bellard | /* XXX: optimize by storing fptt and fptags in the static cpu state */
|
2368 | 664e0f19 | bellard | void OPPROTO op_enter_mmx(void) |
2369 | 664e0f19 | bellard | { |
2370 | 664e0f19 | bellard | env->fpstt = 0;
|
2371 | 664e0f19 | bellard | *(uint32_t *)(env->fptags) = 0;
|
2372 | 664e0f19 | bellard | *(uint32_t *)(env->fptags + 4) = 0; |
2373 | 664e0f19 | bellard | } |
2374 | 664e0f19 | bellard | |
2375 | 664e0f19 | bellard | void OPPROTO op_emms(void) |
2376 | 664e0f19 | bellard | { |
2377 | 664e0f19 | bellard | /* set to empty state */
|
2378 | 664e0f19 | bellard | *(uint32_t *)(env->fptags) = 0x01010101;
|
2379 | 664e0f19 | bellard | *(uint32_t *)(env->fptags + 4) = 0x01010101; |
2380 | 664e0f19 | bellard | } |
2381 | 664e0f19 | bellard | |
2382 | 664e0f19 | bellard | #define SHIFT 0 |
2383 | 664e0f19 | bellard | #include "ops_sse.h" |
2384 | 664e0f19 | bellard | |
2385 | 664e0f19 | bellard | #define SHIFT 1 |
2386 | 664e0f19 | bellard | #include "ops_sse.h" |