root / hw / xtensa_sim.c @ 136be99e
History | View | Annotate | Download (4.1 kB)
1 |
/*
|
---|---|
2 |
* Copyright (c) 2011, Max Filippov, Open Source and Linux Lab.
|
3 |
* All rights reserved.
|
4 |
*
|
5 |
* Redistribution and use in source and binary forms, with or without
|
6 |
* modification, are permitted provided that the following conditions are met:
|
7 |
* * Redistributions of source code must retain the above copyright
|
8 |
* notice, this list of conditions and the following disclaimer.
|
9 |
* * Redistributions in binary form must reproduce the above copyright
|
10 |
* notice, this list of conditions and the following disclaimer in the
|
11 |
* documentation and/or other materials provided with the distribution.
|
12 |
* * Neither the name of the Open Source and Linux Lab nor the
|
13 |
* names of its contributors may be used to endorse or promote products
|
14 |
* derived from this software without specific prior written permission.
|
15 |
*
|
16 |
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
17 |
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
18 |
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
19 |
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
|
20 |
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
21 |
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
|
22 |
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
|
23 |
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
24 |
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
25 |
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
26 |
*/
|
27 |
|
28 |
#include "sysemu.h" |
29 |
#include "boards.h" |
30 |
#include "loader.h" |
31 |
#include "elf.h" |
32 |
#include "memory.h" |
33 |
#include "exec-memory.h" |
34 |
|
35 |
static uint64_t translate_phys_addr(void *env, uint64_t addr) |
36 |
{ |
37 |
return cpu_get_phys_page_debug(env, addr);
|
38 |
} |
39 |
|
40 |
static void sim_reset(void *env) |
41 |
{ |
42 |
cpu_state_reset(env); |
43 |
} |
44 |
|
45 |
static void sim_init(ram_addr_t ram_size, |
46 |
const char *boot_device, |
47 |
const char *kernel_filename, const char *kernel_cmdline, |
48 |
const char *initrd_filename, const char *cpu_model) |
49 |
{ |
50 |
CPUXtensaState *env = NULL;
|
51 |
MemoryRegion *ram, *rom; |
52 |
int n;
|
53 |
|
54 |
for (n = 0; n < smp_cpus; n++) { |
55 |
env = cpu_init(cpu_model); |
56 |
if (!env) {
|
57 |
fprintf(stderr, "Unable to find CPU definition\n");
|
58 |
exit(1);
|
59 |
} |
60 |
env->sregs[PRID] = n; |
61 |
qemu_register_reset(sim_reset, env); |
62 |
/* Need MMU initialized prior to ELF loading,
|
63 |
* so that ELF gets loaded into virtual addresses
|
64 |
*/
|
65 |
sim_reset(env); |
66 |
} |
67 |
|
68 |
ram = g_malloc(sizeof(*ram));
|
69 |
memory_region_init_ram(ram, "xtensa.sram", ram_size);
|
70 |
vmstate_register_ram_global(ram); |
71 |
memory_region_add_subregion(get_system_memory(), 0, ram);
|
72 |
|
73 |
rom = g_malloc(sizeof(*rom));
|
74 |
memory_region_init_ram(rom, "xtensa.rom", 0x1000); |
75 |
vmstate_register_ram_global(rom); |
76 |
memory_region_add_subregion(get_system_memory(), 0xfe000000, rom);
|
77 |
|
78 |
if (kernel_filename) {
|
79 |
uint64_t elf_entry; |
80 |
uint64_t elf_lowaddr; |
81 |
#ifdef TARGET_WORDS_BIGENDIAN
|
82 |
int success = load_elf(kernel_filename, translate_phys_addr, env,
|
83 |
&elf_entry, &elf_lowaddr, NULL, 1, ELF_MACHINE, 0); |
84 |
#else
|
85 |
int success = load_elf(kernel_filename, translate_phys_addr, env,
|
86 |
&elf_entry, &elf_lowaddr, NULL, 0, ELF_MACHINE, 0); |
87 |
#endif
|
88 |
if (success > 0) { |
89 |
env->pc = elf_entry; |
90 |
} |
91 |
} |
92 |
} |
93 |
|
94 |
static void xtensa_sim_init(ram_addr_t ram_size, |
95 |
const char *boot_device, |
96 |
const char *kernel_filename, const char *kernel_cmdline, |
97 |
const char *initrd_filename, const char *cpu_model) |
98 |
{ |
99 |
if (!cpu_model) {
|
100 |
cpu_model = "dc232b";
|
101 |
} |
102 |
sim_init(ram_size, boot_device, kernel_filename, kernel_cmdline, |
103 |
initrd_filename, cpu_model); |
104 |
} |
105 |
|
106 |
static QEMUMachine xtensa_sim_machine = {
|
107 |
.name = "sim",
|
108 |
.desc = "sim machine (dc232b)",
|
109 |
.init = xtensa_sim_init, |
110 |
.max_cpus = 4,
|
111 |
}; |
112 |
|
113 |
static void xtensa_sim_machine_init(void) |
114 |
{ |
115 |
qemu_register_machine(&xtensa_sim_machine); |
116 |
} |
117 |
|
118 |
machine_init(xtensa_sim_machine_init); |