root / tcg / arm / tcg-target.h @ 15ecf6e3
History | View | Annotate | Download (3.4 kB)
1 |
/*
|
---|---|
2 |
* Tiny Code Generator for QEMU
|
3 |
*
|
4 |
* Copyright (c) 2008 Fabrice Bellard
|
5 |
* Copyright (c) 2008 Andrzej Zaborowski
|
6 |
*
|
7 |
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
8 |
* of this software and associated documentation files (the "Software"), to deal
|
9 |
* in the Software without restriction, including without limitation the rights
|
10 |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
11 |
* copies of the Software, and to permit persons to whom the Software is
|
12 |
* furnished to do so, subject to the following conditions:
|
13 |
*
|
14 |
* The above copyright notice and this permission notice shall be included in
|
15 |
* all copies or substantial portions of the Software.
|
16 |
*
|
17 |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
18 |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
19 |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
20 |
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
21 |
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
22 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
23 |
* THE SOFTWARE.
|
24 |
*/
|
25 |
#ifndef TCG_TARGET_ARM
|
26 |
#define TCG_TARGET_ARM 1 |
27 |
|
28 |
#undef TCG_TARGET_WORDS_BIGENDIAN
|
29 |
#undef TCG_TARGET_STACK_GROWSUP
|
30 |
|
31 |
typedef enum { |
32 |
TCG_REG_R0 = 0,
|
33 |
TCG_REG_R1, |
34 |
TCG_REG_R2, |
35 |
TCG_REG_R3, |
36 |
TCG_REG_R4, |
37 |
TCG_REG_R5, |
38 |
TCG_REG_R6, |
39 |
TCG_REG_R7, |
40 |
TCG_REG_R8, |
41 |
TCG_REG_R9, |
42 |
TCG_REG_R10, |
43 |
TCG_REG_R11, |
44 |
TCG_REG_R12, |
45 |
TCG_REG_R13, |
46 |
TCG_REG_R14, |
47 |
TCG_REG_PC, |
48 |
} TCGReg; |
49 |
|
50 |
#define TCG_TARGET_NB_REGS 16 |
51 |
|
52 |
#ifdef __ARM_ARCH_EXT_IDIV__
|
53 |
#define use_idiv_instructions 1 |
54 |
#else
|
55 |
extern bool use_idiv_instructions; |
56 |
#endif
|
57 |
|
58 |
|
59 |
/* used for function call generation */
|
60 |
#define TCG_REG_CALL_STACK TCG_REG_R13
|
61 |
#define TCG_TARGET_STACK_ALIGN 8 |
62 |
#define TCG_TARGET_CALL_ALIGN_ARGS 1 |
63 |
#define TCG_TARGET_CALL_STACK_OFFSET 0 |
64 |
|
65 |
/* optional instructions */
|
66 |
#define TCG_TARGET_HAS_ext8s_i32 1 |
67 |
#define TCG_TARGET_HAS_ext16s_i32 1 |
68 |
#define TCG_TARGET_HAS_ext8u_i32 0 /* and r0, r1, #0xff */ |
69 |
#define TCG_TARGET_HAS_ext16u_i32 1 |
70 |
#define TCG_TARGET_HAS_bswap16_i32 1 |
71 |
#define TCG_TARGET_HAS_bswap32_i32 1 |
72 |
#define TCG_TARGET_HAS_not_i32 1 |
73 |
#define TCG_TARGET_HAS_neg_i32 1 |
74 |
#define TCG_TARGET_HAS_rot_i32 1 |
75 |
#define TCG_TARGET_HAS_andc_i32 1 |
76 |
#define TCG_TARGET_HAS_orc_i32 0 |
77 |
#define TCG_TARGET_HAS_eqv_i32 0 |
78 |
#define TCG_TARGET_HAS_nand_i32 0 |
79 |
#define TCG_TARGET_HAS_nor_i32 0 |
80 |
#define TCG_TARGET_HAS_deposit_i32 1 |
81 |
#define TCG_TARGET_HAS_movcond_i32 1 |
82 |
#define TCG_TARGET_HAS_muls2_i32 1 |
83 |
#define TCG_TARGET_HAS_muluh_i32 0 |
84 |
#define TCG_TARGET_HAS_mulsh_i32 0 |
85 |
#define TCG_TARGET_HAS_div_i32 use_idiv_instructions
|
86 |
#define TCG_TARGET_HAS_rem_i32 0 |
87 |
|
88 |
#define TCG_TARGET_HAS_new_ldst 1 |
89 |
|
90 |
extern bool tcg_target_deposit_valid(int ofs, int len); |
91 |
#define TCG_TARGET_deposit_i32_valid tcg_target_deposit_valid
|
92 |
|
93 |
enum {
|
94 |
TCG_AREG0 = TCG_REG_R6, |
95 |
}; |
96 |
|
97 |
static inline void flush_icache_range(uintptr_t start, uintptr_t stop) |
98 |
{ |
99 |
#if QEMU_GNUC_PREREQ(4, 1) |
100 |
__builtin___clear_cache((char *) start, (char *) stop); |
101 |
#else
|
102 |
register uintptr_t _beg __asm("a1") = start; |
103 |
register uintptr_t _end __asm("a2") = stop; |
104 |
register uintptr_t _flg __asm("a3") = 0; |
105 |
__asm __volatile__ ("swi 0x9f0002" : : "r" (_beg), "r" (_end), "r" (_flg)); |
106 |
#endif
|
107 |
} |
108 |
|
109 |
#endif
|