root / hw / lsi53c895a.c @ 1941d19c
History | View | Annotate | Download (44.3 kB)
1 | 7d8406be | pbrook | /*
|
---|---|---|---|
2 | 7d8406be | pbrook | * QEMU LSI53C895A SCSI Host Bus Adapter emulation
|
3 | 7d8406be | pbrook | *
|
4 | 7d8406be | pbrook | * Copyright (c) 2006 CodeSourcery.
|
5 | 7d8406be | pbrook | * Written by Paul Brook
|
6 | 7d8406be | pbrook | *
|
7 | 7d8406be | pbrook | * This code is licenced under the LGPL.
|
8 | 7d8406be | pbrook | */
|
9 | 7d8406be | pbrook | |
10 | 7d8406be | pbrook | /* ??? Need to check if the {read,write}[wl] routines work properly on
|
11 | 7d8406be | pbrook | big-endian targets. */
|
12 | 7d8406be | pbrook | |
13 | 7d8406be | pbrook | #include "vl.h" |
14 | 7d8406be | pbrook | |
15 | 7d8406be | pbrook | //#define DEBUG_LSI
|
16 | 7d8406be | pbrook | //#define DEBUG_LSI_REG
|
17 | 7d8406be | pbrook | |
18 | 7d8406be | pbrook | #ifdef DEBUG_LSI
|
19 | 7d8406be | pbrook | #define DPRINTF(fmt, args...) \
|
20 | 7d8406be | pbrook | do { printf("lsi_scsi: " fmt , ##args); } while (0) |
21 | 7d8406be | pbrook | #define BADF(fmt, args...) \
|
22 | 7d8406be | pbrook | do { fprintf(stderr, "lsi_scsi: " fmt , ##args); exit(1);} while (0) |
23 | 7d8406be | pbrook | #else
|
24 | 7d8406be | pbrook | #define DPRINTF(fmt, args...) do {} while(0) |
25 | 7d8406be | pbrook | #define BADF(fmt, args...) \
|
26 | 7d8406be | pbrook | do { fprintf(stderr, "lsi_scsi: " fmt , ##args); } while (0) |
27 | 7d8406be | pbrook | #endif
|
28 | 7d8406be | pbrook | |
29 | 7d8406be | pbrook | #define LSI_SCNTL0_TRG 0x01 |
30 | 7d8406be | pbrook | #define LSI_SCNTL0_AAP 0x02 |
31 | 7d8406be | pbrook | #define LSI_SCNTL0_EPC 0x08 |
32 | 7d8406be | pbrook | #define LSI_SCNTL0_WATN 0x10 |
33 | 7d8406be | pbrook | #define LSI_SCNTL0_START 0x20 |
34 | 7d8406be | pbrook | |
35 | 7d8406be | pbrook | #define LSI_SCNTL1_SST 0x01 |
36 | 7d8406be | pbrook | #define LSI_SCNTL1_IARB 0x02 |
37 | 7d8406be | pbrook | #define LSI_SCNTL1_AESP 0x04 |
38 | 7d8406be | pbrook | #define LSI_SCNTL1_RST 0x08 |
39 | 7d8406be | pbrook | #define LSI_SCNTL1_CON 0x10 |
40 | 7d8406be | pbrook | #define LSI_SCNTL1_DHP 0x20 |
41 | 7d8406be | pbrook | #define LSI_SCNTL1_ADB 0x40 |
42 | 7d8406be | pbrook | #define LSI_SCNTL1_EXC 0x80 |
43 | 7d8406be | pbrook | |
44 | 7d8406be | pbrook | #define LSI_SCNTL2_WSR 0x01 |
45 | 7d8406be | pbrook | #define LSI_SCNTL2_VUE0 0x02 |
46 | 7d8406be | pbrook | #define LSI_SCNTL2_VUE1 0x04 |
47 | 7d8406be | pbrook | #define LSI_SCNTL2_WSS 0x08 |
48 | 7d8406be | pbrook | #define LSI_SCNTL2_SLPHBEN 0x10 |
49 | 7d8406be | pbrook | #define LSI_SCNTL2_SLPMD 0x20 |
50 | 7d8406be | pbrook | #define LSI_SCNTL2_CHM 0x40 |
51 | 7d8406be | pbrook | #define LSI_SCNTL2_SDU 0x80 |
52 | 7d8406be | pbrook | |
53 | 7d8406be | pbrook | #define LSI_ISTAT0_DIP 0x01 |
54 | 7d8406be | pbrook | #define LSI_ISTAT0_SIP 0x02 |
55 | 7d8406be | pbrook | #define LSI_ISTAT0_INTF 0x04 |
56 | 7d8406be | pbrook | #define LSI_ISTAT0_CON 0x08 |
57 | 7d8406be | pbrook | #define LSI_ISTAT0_SEM 0x10 |
58 | 7d8406be | pbrook | #define LSI_ISTAT0_SIGP 0x20 |
59 | 7d8406be | pbrook | #define LSI_ISTAT0_SRST 0x40 |
60 | 7d8406be | pbrook | #define LSI_ISTAT0_ABRT 0x80 |
61 | 7d8406be | pbrook | |
62 | 7d8406be | pbrook | #define LSI_ISTAT1_SI 0x01 |
63 | 7d8406be | pbrook | #define LSI_ISTAT1_SRUN 0x02 |
64 | 7d8406be | pbrook | #define LSI_ISTAT1_FLSH 0x04 |
65 | 7d8406be | pbrook | |
66 | 7d8406be | pbrook | #define LSI_SSTAT0_SDP0 0x01 |
67 | 7d8406be | pbrook | #define LSI_SSTAT0_RST 0x02 |
68 | 7d8406be | pbrook | #define LSI_SSTAT0_WOA 0x04 |
69 | 7d8406be | pbrook | #define LSI_SSTAT0_LOA 0x08 |
70 | 7d8406be | pbrook | #define LSI_SSTAT0_AIP 0x10 |
71 | 7d8406be | pbrook | #define LSI_SSTAT0_OLF 0x20 |
72 | 7d8406be | pbrook | #define LSI_SSTAT0_ORF 0x40 |
73 | 7d8406be | pbrook | #define LSI_SSTAT0_ILF 0x80 |
74 | 7d8406be | pbrook | |
75 | 7d8406be | pbrook | #define LSI_SIST0_PAR 0x01 |
76 | 7d8406be | pbrook | #define LSI_SIST0_RST 0x02 |
77 | 7d8406be | pbrook | #define LSI_SIST0_UDC 0x04 |
78 | 7d8406be | pbrook | #define LSI_SIST0_SGE 0x08 |
79 | 7d8406be | pbrook | #define LSI_SIST0_RSL 0x10 |
80 | 7d8406be | pbrook | #define LSI_SIST0_SEL 0x20 |
81 | 7d8406be | pbrook | #define LSI_SIST0_CMP 0x40 |
82 | 7d8406be | pbrook | #define LSI_SIST0_MA 0x80 |
83 | 7d8406be | pbrook | |
84 | 7d8406be | pbrook | #define LSI_SIST1_HTH 0x01 |
85 | 7d8406be | pbrook | #define LSI_SIST1_GEN 0x02 |
86 | 7d8406be | pbrook | #define LSI_SIST1_STO 0x04 |
87 | 7d8406be | pbrook | #define LSI_SIST1_SBMC 0x10 |
88 | 7d8406be | pbrook | |
89 | 7d8406be | pbrook | #define LSI_SOCL_IO 0x01 |
90 | 7d8406be | pbrook | #define LSI_SOCL_CD 0x02 |
91 | 7d8406be | pbrook | #define LSI_SOCL_MSG 0x04 |
92 | 7d8406be | pbrook | #define LSI_SOCL_ATN 0x08 |
93 | 7d8406be | pbrook | #define LSI_SOCL_SEL 0x10 |
94 | 7d8406be | pbrook | #define LSI_SOCL_BSY 0x20 |
95 | 7d8406be | pbrook | #define LSI_SOCL_ACK 0x40 |
96 | 7d8406be | pbrook | #define LSI_SOCL_REQ 0x80 |
97 | 7d8406be | pbrook | |
98 | 7d8406be | pbrook | #define LSI_DSTAT_IID 0x01 |
99 | 7d8406be | pbrook | #define LSI_DSTAT_SIR 0x04 |
100 | 7d8406be | pbrook | #define LSI_DSTAT_SSI 0x08 |
101 | 7d8406be | pbrook | #define LSI_DSTAT_ABRT 0x10 |
102 | 7d8406be | pbrook | #define LSI_DSTAT_BF 0x20 |
103 | 7d8406be | pbrook | #define LSI_DSTAT_MDPE 0x40 |
104 | 7d8406be | pbrook | #define LSI_DSTAT_DFE 0x80 |
105 | 7d8406be | pbrook | |
106 | 7d8406be | pbrook | #define LSI_DCNTL_COM 0x01 |
107 | 7d8406be | pbrook | #define LSI_DCNTL_IRQD 0x02 |
108 | 7d8406be | pbrook | #define LSI_DCNTL_STD 0x04 |
109 | 7d8406be | pbrook | #define LSI_DCNTL_IRQM 0x08 |
110 | 7d8406be | pbrook | #define LSI_DCNTL_SSM 0x10 |
111 | 7d8406be | pbrook | #define LSI_DCNTL_PFEN 0x20 |
112 | 7d8406be | pbrook | #define LSI_DCNTL_PFF 0x40 |
113 | 7d8406be | pbrook | #define LSI_DCNTL_CLSE 0x80 |
114 | 7d8406be | pbrook | |
115 | 7d8406be | pbrook | #define LSI_DMODE_MAN 0x01 |
116 | 7d8406be | pbrook | #define LSI_DMODE_BOF 0x02 |
117 | 7d8406be | pbrook | #define LSI_DMODE_ERMP 0x04 |
118 | 7d8406be | pbrook | #define LSI_DMODE_ERL 0x08 |
119 | 7d8406be | pbrook | #define LSI_DMODE_DIOM 0x10 |
120 | 7d8406be | pbrook | #define LSI_DMODE_SIOM 0x20 |
121 | 7d8406be | pbrook | |
122 | 7d8406be | pbrook | #define LSI_CTEST2_DACK 0x01 |
123 | 7d8406be | pbrook | #define LSI_CTEST2_DREQ 0x02 |
124 | 7d8406be | pbrook | #define LSI_CTEST2_TEOP 0x04 |
125 | 7d8406be | pbrook | #define LSI_CTEST2_PCICIE 0x08 |
126 | 7d8406be | pbrook | #define LSI_CTEST2_CM 0x10 |
127 | 7d8406be | pbrook | #define LSI_CTEST2_CIO 0x20 |
128 | 7d8406be | pbrook | #define LSI_CTEST2_SIGP 0x40 |
129 | 7d8406be | pbrook | #define LSI_CTEST2_DDIR 0x80 |
130 | 7d8406be | pbrook | |
131 | 7d8406be | pbrook | #define LSI_CTEST5_BL2 0x04 |
132 | 7d8406be | pbrook | #define LSI_CTEST5_DDIR 0x08 |
133 | 7d8406be | pbrook | #define LSI_CTEST5_MASR 0x10 |
134 | 7d8406be | pbrook | #define LSI_CTEST5_DFSN 0x20 |
135 | 7d8406be | pbrook | #define LSI_CTEST5_BBCK 0x40 |
136 | 7d8406be | pbrook | #define LSI_CTEST5_ADCK 0x80 |
137 | 7d8406be | pbrook | |
138 | 7d8406be | pbrook | #define LSI_CCNTL0_DILS 0x01 |
139 | 7d8406be | pbrook | #define LSI_CCNTL0_DISFC 0x10 |
140 | 7d8406be | pbrook | #define LSI_CCNTL0_ENNDJ 0x20 |
141 | 7d8406be | pbrook | #define LSI_CCNTL0_PMJCTL 0x40 |
142 | 7d8406be | pbrook | #define LSI_CCNTL0_ENPMJ 0x80 |
143 | 7d8406be | pbrook | |
144 | 7d8406be | pbrook | #define PHASE_DO 0 |
145 | 7d8406be | pbrook | #define PHASE_DI 1 |
146 | 7d8406be | pbrook | #define PHASE_CMD 2 |
147 | 7d8406be | pbrook | #define PHASE_ST 3 |
148 | 7d8406be | pbrook | #define PHASE_MO 6 |
149 | 7d8406be | pbrook | #define PHASE_MI 7 |
150 | 7d8406be | pbrook | #define PHASE_MASK 7 |
151 | 7d8406be | pbrook | |
152 | 7d8406be | pbrook | /* The HBA is ID 7, so for simplicitly limit to 7 devices. */
|
153 | 7d8406be | pbrook | #define LSI_MAX_DEVS 7 |
154 | 7d8406be | pbrook | |
155 | 4d611c9a | pbrook | /* Size of internal DMA buffer for async IO requests. */
|
156 | 4d611c9a | pbrook | #define LSI_DMA_BLOCK_SIZE 0x10000 |
157 | 4d611c9a | pbrook | |
158 | 7d8406be | pbrook | typedef struct { |
159 | 7d8406be | pbrook | PCIDevice pci_dev; |
160 | 7d8406be | pbrook | int mmio_io_addr;
|
161 | 7d8406be | pbrook | int ram_io_addr;
|
162 | 7d8406be | pbrook | uint32_t script_ram_base; |
163 | 7d8406be | pbrook | uint32_t data_len; |
164 | 7d8406be | pbrook | |
165 | 7d8406be | pbrook | int carry; /* ??? Should this be an a visible register somewhere? */ |
166 | 7d8406be | pbrook | int sense;
|
167 | 7d8406be | pbrook | uint8_t msg; |
168 | 4d611c9a | pbrook | /* 0 if SCRIPTS are running or stopped.
|
169 | 4d611c9a | pbrook | * 1 if a Wait Reselect instruction has been issued.
|
170 | 4d611c9a | pbrook | * 2 if a DMA operation is in progress. */
|
171 | 7d8406be | pbrook | int waiting;
|
172 | 7d8406be | pbrook | SCSIDevice *scsi_dev[LSI_MAX_DEVS]; |
173 | 7d8406be | pbrook | SCSIDevice *current_dev; |
174 | 7d8406be | pbrook | int current_lun;
|
175 | 7d8406be | pbrook | |
176 | 7d8406be | pbrook | uint32_t dsa; |
177 | 7d8406be | pbrook | uint32_t temp; |
178 | 7d8406be | pbrook | uint32_t dnad; |
179 | 7d8406be | pbrook | uint32_t dbc; |
180 | 7d8406be | pbrook | uint8_t istat0; |
181 | 7d8406be | pbrook | uint8_t istat1; |
182 | 7d8406be | pbrook | uint8_t dcmd; |
183 | 7d8406be | pbrook | uint8_t dstat; |
184 | 7d8406be | pbrook | uint8_t dien; |
185 | 7d8406be | pbrook | uint8_t sist0; |
186 | 7d8406be | pbrook | uint8_t sist1; |
187 | 7d8406be | pbrook | uint8_t sien0; |
188 | 7d8406be | pbrook | uint8_t sien1; |
189 | 7d8406be | pbrook | uint8_t mbox0; |
190 | 7d8406be | pbrook | uint8_t mbox1; |
191 | 7d8406be | pbrook | uint8_t dfifo; |
192 | 7d8406be | pbrook | uint8_t ctest3; |
193 | 7d8406be | pbrook | uint8_t ctest4; |
194 | 7d8406be | pbrook | uint8_t ctest5; |
195 | 7d8406be | pbrook | uint8_t ccntl0; |
196 | 7d8406be | pbrook | uint8_t ccntl1; |
197 | 7d8406be | pbrook | uint32_t dsp; |
198 | 7d8406be | pbrook | uint32_t dsps; |
199 | 7d8406be | pbrook | uint8_t dmode; |
200 | 7d8406be | pbrook | uint8_t dcntl; |
201 | 7d8406be | pbrook | uint8_t scntl0; |
202 | 7d8406be | pbrook | uint8_t scntl1; |
203 | 7d8406be | pbrook | uint8_t scntl2; |
204 | 7d8406be | pbrook | uint8_t scntl3; |
205 | 7d8406be | pbrook | uint8_t sstat0; |
206 | 7d8406be | pbrook | uint8_t sstat1; |
207 | 7d8406be | pbrook | uint8_t scid; |
208 | 7d8406be | pbrook | uint8_t sxfer; |
209 | 7d8406be | pbrook | uint8_t socl; |
210 | 7d8406be | pbrook | uint8_t sdid; |
211 | 7d8406be | pbrook | uint8_t sfbr; |
212 | 7d8406be | pbrook | uint8_t stest1; |
213 | 7d8406be | pbrook | uint8_t stest2; |
214 | 7d8406be | pbrook | uint8_t stest3; |
215 | 7d8406be | pbrook | uint8_t stime0; |
216 | 7d8406be | pbrook | uint8_t respid0; |
217 | 7d8406be | pbrook | uint8_t respid1; |
218 | 7d8406be | pbrook | uint32_t mmrs; |
219 | 7d8406be | pbrook | uint32_t mmws; |
220 | 7d8406be | pbrook | uint32_t sfs; |
221 | 7d8406be | pbrook | uint32_t drs; |
222 | 7d8406be | pbrook | uint32_t sbms; |
223 | 7d8406be | pbrook | uint32_t dmbs; |
224 | 7d8406be | pbrook | uint32_t dnad64; |
225 | 7d8406be | pbrook | uint32_t pmjad1; |
226 | 7d8406be | pbrook | uint32_t pmjad2; |
227 | 7d8406be | pbrook | uint32_t rbc; |
228 | 7d8406be | pbrook | uint32_t ua; |
229 | 7d8406be | pbrook | uint32_t ia; |
230 | 7d8406be | pbrook | uint32_t sbc; |
231 | 7d8406be | pbrook | uint32_t csbc; |
232 | 7d8406be | pbrook | uint32_t scratch[13]; /* SCRATCHA-SCRATCHR */ |
233 | 7d8406be | pbrook | |
234 | 4d611c9a | pbrook | uint8_t dma_buf[LSI_DMA_BLOCK_SIZE]; |
235 | 7d8406be | pbrook | /* Script ram is stored as 32-bit words in host byteorder. */
|
236 | 7d8406be | pbrook | uint32_t script_ram[2048];
|
237 | 7d8406be | pbrook | } LSIState; |
238 | 7d8406be | pbrook | |
239 | 7d8406be | pbrook | static void lsi_soft_reset(LSIState *s) |
240 | 7d8406be | pbrook | { |
241 | 7d8406be | pbrook | DPRINTF("Reset\n");
|
242 | 7d8406be | pbrook | s->carry = 0;
|
243 | 7d8406be | pbrook | |
244 | 7d8406be | pbrook | s->waiting = 0;
|
245 | 7d8406be | pbrook | s->dsa = 0;
|
246 | 7d8406be | pbrook | s->dnad = 0;
|
247 | 7d8406be | pbrook | s->dbc = 0;
|
248 | 7d8406be | pbrook | s->temp = 0;
|
249 | 7d8406be | pbrook | memset(s->scratch, 0, sizeof(s->scratch)); |
250 | 7d8406be | pbrook | s->istat0 = 0;
|
251 | 7d8406be | pbrook | s->istat1 = 0;
|
252 | 7d8406be | pbrook | s->dcmd = 0;
|
253 | 7d8406be | pbrook | s->dstat = 0;
|
254 | 7d8406be | pbrook | s->dien = 0;
|
255 | 7d8406be | pbrook | s->sist0 = 0;
|
256 | 7d8406be | pbrook | s->sist1 = 0;
|
257 | 7d8406be | pbrook | s->sien0 = 0;
|
258 | 7d8406be | pbrook | s->sien1 = 0;
|
259 | 7d8406be | pbrook | s->mbox0 = 0;
|
260 | 7d8406be | pbrook | s->mbox1 = 0;
|
261 | 7d8406be | pbrook | s->dfifo = 0;
|
262 | 7d8406be | pbrook | s->ctest3 = 0;
|
263 | 7d8406be | pbrook | s->ctest4 = 0;
|
264 | 7d8406be | pbrook | s->ctest5 = 0;
|
265 | 7d8406be | pbrook | s->ccntl0 = 0;
|
266 | 7d8406be | pbrook | s->ccntl1 = 0;
|
267 | 7d8406be | pbrook | s->dsp = 0;
|
268 | 7d8406be | pbrook | s->dsps = 0;
|
269 | 7d8406be | pbrook | s->dmode = 0;
|
270 | 7d8406be | pbrook | s->dcntl = 0;
|
271 | 7d8406be | pbrook | s->scntl0 = 0xc0;
|
272 | 7d8406be | pbrook | s->scntl1 = 0;
|
273 | 7d8406be | pbrook | s->scntl2 = 0;
|
274 | 7d8406be | pbrook | s->scntl3 = 0;
|
275 | 7d8406be | pbrook | s->sstat0 = 0;
|
276 | 7d8406be | pbrook | s->sstat1 = 0;
|
277 | 7d8406be | pbrook | s->scid = 7;
|
278 | 7d8406be | pbrook | s->sxfer = 0;
|
279 | 7d8406be | pbrook | s->socl = 0;
|
280 | 7d8406be | pbrook | s->stest1 = 0;
|
281 | 7d8406be | pbrook | s->stest2 = 0;
|
282 | 7d8406be | pbrook | s->stest3 = 0;
|
283 | 7d8406be | pbrook | s->stime0 = 0;
|
284 | 7d8406be | pbrook | s->respid0 = 0x80;
|
285 | 7d8406be | pbrook | s->respid1 = 0;
|
286 | 7d8406be | pbrook | s->mmrs = 0;
|
287 | 7d8406be | pbrook | s->mmws = 0;
|
288 | 7d8406be | pbrook | s->sfs = 0;
|
289 | 7d8406be | pbrook | s->drs = 0;
|
290 | 7d8406be | pbrook | s->sbms = 0;
|
291 | 7d8406be | pbrook | s->dmbs = 0;
|
292 | 7d8406be | pbrook | s->dnad64 = 0;
|
293 | 7d8406be | pbrook | s->pmjad1 = 0;
|
294 | 7d8406be | pbrook | s->pmjad2 = 0;
|
295 | 7d8406be | pbrook | s->rbc = 0;
|
296 | 7d8406be | pbrook | s->ua = 0;
|
297 | 7d8406be | pbrook | s->ia = 0;
|
298 | 7d8406be | pbrook | s->sbc = 0;
|
299 | 7d8406be | pbrook | s->csbc = 0;
|
300 | 7d8406be | pbrook | } |
301 | 7d8406be | pbrook | |
302 | 7d8406be | pbrook | static uint8_t lsi_reg_readb(LSIState *s, int offset); |
303 | 7d8406be | pbrook | static void lsi_reg_writeb(LSIState *s, int offset, uint8_t val); |
304 | 4d611c9a | pbrook | static void lsi_execute_script(LSIState *s); |
305 | 7d8406be | pbrook | |
306 | 7d8406be | pbrook | static inline uint32_t read_dword(LSIState *s, uint32_t addr) |
307 | 7d8406be | pbrook | { |
308 | 7d8406be | pbrook | uint32_t buf; |
309 | 7d8406be | pbrook | |
310 | 7d8406be | pbrook | /* Optimize reading from SCRIPTS RAM. */
|
311 | 7d8406be | pbrook | if ((addr & 0xffffe000) == s->script_ram_base) { |
312 | 7d8406be | pbrook | return s->script_ram[(addr & 0x1fff) >> 2]; |
313 | 7d8406be | pbrook | } |
314 | 7d8406be | pbrook | cpu_physical_memory_read(addr, (uint8_t *)&buf, 4);
|
315 | 7d8406be | pbrook | return cpu_to_le32(buf);
|
316 | 7d8406be | pbrook | } |
317 | 7d8406be | pbrook | |
318 | 7d8406be | pbrook | static void lsi_stop_script(LSIState *s) |
319 | 7d8406be | pbrook | { |
320 | 7d8406be | pbrook | s->istat1 &= ~LSI_ISTAT1_SRUN; |
321 | 7d8406be | pbrook | } |
322 | 7d8406be | pbrook | |
323 | 7d8406be | pbrook | static void lsi_update_irq(LSIState *s) |
324 | 7d8406be | pbrook | { |
325 | 7d8406be | pbrook | int level;
|
326 | 7d8406be | pbrook | static int last_level; |
327 | 7d8406be | pbrook | |
328 | 7d8406be | pbrook | /* It's unclear whether the DIP/SIP bits should be cleared when the
|
329 | 7d8406be | pbrook | Interrupt Status Registers are cleared or when istat0 is read.
|
330 | 7d8406be | pbrook | We currently do the formwer, which seems to work. */
|
331 | 7d8406be | pbrook | level = 0;
|
332 | 7d8406be | pbrook | if (s->dstat) {
|
333 | 7d8406be | pbrook | if (s->dstat & s->dien)
|
334 | 7d8406be | pbrook | level = 1;
|
335 | 7d8406be | pbrook | s->istat0 |= LSI_ISTAT0_DIP; |
336 | 7d8406be | pbrook | } else {
|
337 | 7d8406be | pbrook | s->istat0 &= ~LSI_ISTAT0_DIP; |
338 | 7d8406be | pbrook | } |
339 | 7d8406be | pbrook | |
340 | 7d8406be | pbrook | if (s->sist0 || s->sist1) {
|
341 | 7d8406be | pbrook | if ((s->sist0 & s->sien0) || (s->sist1 & s->sien1))
|
342 | 7d8406be | pbrook | level = 1;
|
343 | 7d8406be | pbrook | s->istat0 |= LSI_ISTAT0_SIP; |
344 | 7d8406be | pbrook | } else {
|
345 | 7d8406be | pbrook | s->istat0 &= ~LSI_ISTAT0_SIP; |
346 | 7d8406be | pbrook | } |
347 | 7d8406be | pbrook | if (s->istat0 & LSI_ISTAT0_INTF)
|
348 | 7d8406be | pbrook | level = 1;
|
349 | 7d8406be | pbrook | |
350 | 7d8406be | pbrook | if (level != last_level) {
|
351 | 7d8406be | pbrook | DPRINTF("Update IRQ level %d dstat %02x sist %02x%02x\n",
|
352 | 7d8406be | pbrook | level, s->dstat, s->sist1, s->sist0); |
353 | 7d8406be | pbrook | last_level = level; |
354 | 7d8406be | pbrook | } |
355 | 7d8406be | pbrook | pci_set_irq(&s->pci_dev, 0, level);
|
356 | 7d8406be | pbrook | } |
357 | 7d8406be | pbrook | |
358 | 7d8406be | pbrook | /* Stop SCRIPTS execution and raise a SCSI interrupt. */
|
359 | 7d8406be | pbrook | static void lsi_script_scsi_interrupt(LSIState *s, int stat0, int stat1) |
360 | 7d8406be | pbrook | { |
361 | 7d8406be | pbrook | uint32_t mask0; |
362 | 7d8406be | pbrook | uint32_t mask1; |
363 | 7d8406be | pbrook | |
364 | 7d8406be | pbrook | DPRINTF("SCSI Interrupt 0x%02x%02x prev 0x%02x%02x\n",
|
365 | 7d8406be | pbrook | stat1, stat0, s->sist1, s->sist0); |
366 | 7d8406be | pbrook | s->sist0 |= stat0; |
367 | 7d8406be | pbrook | s->sist1 |= stat1; |
368 | 7d8406be | pbrook | /* Stop processor on fatal or unmasked interrupt. As a special hack
|
369 | 7d8406be | pbrook | we don't stop processing when raising STO. Instead continue
|
370 | 7d8406be | pbrook | execution and stop at the next insn that accesses the SCSI bus. */
|
371 | 7d8406be | pbrook | mask0 = s->sien0 | ~(LSI_SIST0_CMP | LSI_SIST0_SEL | LSI_SIST0_RSL); |
372 | 7d8406be | pbrook | mask1 = s->sien1 | ~(LSI_SIST1_GEN | LSI_SIST1_HTH); |
373 | 7d8406be | pbrook | mask1 &= ~LSI_SIST1_STO; |
374 | 7d8406be | pbrook | if (s->sist0 & mask0 || s->sist1 & mask1) {
|
375 | 7d8406be | pbrook | lsi_stop_script(s); |
376 | 7d8406be | pbrook | } |
377 | 7d8406be | pbrook | lsi_update_irq(s); |
378 | 7d8406be | pbrook | } |
379 | 7d8406be | pbrook | |
380 | 7d8406be | pbrook | /* Stop SCRIPTS execution and raise a DMA interrupt. */
|
381 | 7d8406be | pbrook | static void lsi_script_dma_interrupt(LSIState *s, int stat) |
382 | 7d8406be | pbrook | { |
383 | 7d8406be | pbrook | DPRINTF("DMA Interrupt 0x%x prev 0x%x\n", stat, s->dstat);
|
384 | 7d8406be | pbrook | s->dstat |= stat; |
385 | 7d8406be | pbrook | lsi_update_irq(s); |
386 | 7d8406be | pbrook | lsi_stop_script(s); |
387 | 7d8406be | pbrook | } |
388 | 7d8406be | pbrook | |
389 | 7d8406be | pbrook | static inline void lsi_set_phase(LSIState *s, int phase) |
390 | 7d8406be | pbrook | { |
391 | 7d8406be | pbrook | s->sstat1 = (s->sstat1 & ~PHASE_MASK) | phase; |
392 | 7d8406be | pbrook | } |
393 | 7d8406be | pbrook | |
394 | 7d8406be | pbrook | static void lsi_bad_phase(LSIState *s, int out, int new_phase) |
395 | 7d8406be | pbrook | { |
396 | 7d8406be | pbrook | /* Trigger a phase mismatch. */
|
397 | 7d8406be | pbrook | if (s->ccntl0 & LSI_CCNTL0_ENPMJ) {
|
398 | 7d8406be | pbrook | if ((s->ccntl0 & LSI_CCNTL0_PMJCTL) || out) {
|
399 | 7d8406be | pbrook | s->dsp = s->pmjad1; |
400 | 7d8406be | pbrook | } else {
|
401 | 7d8406be | pbrook | s->dsp = s->pmjad2; |
402 | 7d8406be | pbrook | } |
403 | 7d8406be | pbrook | DPRINTF("Data phase mismatch jump to %08x\n", s->dsp);
|
404 | 7d8406be | pbrook | } else {
|
405 | 7d8406be | pbrook | DPRINTF("Phase mismatch interrupt\n");
|
406 | 7d8406be | pbrook | lsi_script_scsi_interrupt(s, LSI_SIST0_MA, 0);
|
407 | 7d8406be | pbrook | lsi_stop_script(s); |
408 | 7d8406be | pbrook | } |
409 | 7d8406be | pbrook | lsi_set_phase(s, new_phase); |
410 | 7d8406be | pbrook | } |
411 | 7d8406be | pbrook | |
412 | 4d611c9a | pbrook | /* Initiate a SCSI layer data transfer. */
|
413 | 7d8406be | pbrook | static void lsi_do_dma(LSIState *s, int out) |
414 | 7d8406be | pbrook | { |
415 | 7d8406be | pbrook | uint32_t count; |
416 | 7d8406be | pbrook | |
417 | 7d8406be | pbrook | count = s->dbc; |
418 | 4d611c9a | pbrook | if (count > LSI_DMA_BLOCK_SIZE)
|
419 | 4d611c9a | pbrook | count = LSI_DMA_BLOCK_SIZE; |
420 | 4d611c9a | pbrook | DPRINTF("DMA addr=0x%08x len=%d avail=%d\n",
|
421 | 7d8406be | pbrook | addr, count, s->data_len); |
422 | 7d8406be | pbrook | /* ??? Too long transfers are truncated. Don't know if this is the
|
423 | 7d8406be | pbrook | correct behavior. */
|
424 | 7d8406be | pbrook | if (count > s->data_len) {
|
425 | 4d611c9a | pbrook | /* If the DMA length is greater than the device data length then
|
426 | 7d8406be | pbrook | a phase mismatch will occur. */
|
427 | 7d8406be | pbrook | count = s->data_len; |
428 | 7d8406be | pbrook | s->dbc = count; |
429 | 7d8406be | pbrook | lsi_bad_phase(s, out, PHASE_ST); |
430 | 7d8406be | pbrook | } |
431 | 7d8406be | pbrook | |
432 | 7d8406be | pbrook | s->csbc += count; |
433 | 7d8406be | pbrook | |
434 | 7d8406be | pbrook | /* ??? Set SFBR to first data byte. */
|
435 | 4d611c9a | pbrook | if ((s->sstat1 & PHASE_MASK) == PHASE_DO) {
|
436 | 4d611c9a | pbrook | cpu_physical_memory_read(s->dnad, s->dma_buf, count); |
437 | 4d611c9a | pbrook | scsi_write_data(s->current_dev, s->dma_buf, count); |
438 | 4d611c9a | pbrook | } else {
|
439 | 4d611c9a | pbrook | scsi_read_data(s->current_dev, s->dma_buf, count); |
440 | 7d8406be | pbrook | } |
441 | 4d611c9a | pbrook | /* If the DMA did not complete then suspend execution. */
|
442 | 4d611c9a | pbrook | if (s->dbc)
|
443 | 4d611c9a | pbrook | s->waiting = 2;
|
444 | 7d8406be | pbrook | } |
445 | 7d8406be | pbrook | |
446 | 4d611c9a | pbrook | /* Callback to indicate that the SCSI layer has completed a transfer. */
|
447 | 4d611c9a | pbrook | static void lsi_command_complete(void *opaque, uint32_t reason, int sense) |
448 | 4d611c9a | pbrook | { |
449 | 4d611c9a | pbrook | LSIState *s = (LSIState *)opaque; |
450 | 4d611c9a | pbrook | uint32_t count; |
451 | 4d611c9a | pbrook | int out;
|
452 | 4d611c9a | pbrook | |
453 | 4d611c9a | pbrook | out = ((s->sstat1 & PHASE_MASK) == PHASE_DO); |
454 | 4d611c9a | pbrook | count = s->dbc; |
455 | 4d611c9a | pbrook | if (count > LSI_DMA_BLOCK_SIZE)
|
456 | 4d611c9a | pbrook | count = LSI_DMA_BLOCK_SIZE; |
457 | 4d611c9a | pbrook | if (!out)
|
458 | 4d611c9a | pbrook | cpu_physical_memory_write(s->dnad, s->dma_buf, count); |
459 | 4d611c9a | pbrook | s->dnad += count; |
460 | 4d611c9a | pbrook | s->dbc -= count; |
461 | 4d611c9a | pbrook | |
462 | 4d611c9a | pbrook | if (reason == SCSI_REASON_DONE) {
|
463 | 4d611c9a | pbrook | DPRINTF("Command complete sense=%d\n", sense);
|
464 | 4d611c9a | pbrook | s->sense = sense; |
465 | 4d611c9a | pbrook | lsi_set_phase(s, PHASE_ST); |
466 | 4d611c9a | pbrook | } |
467 | 4d611c9a | pbrook | |
468 | 4d611c9a | pbrook | if (s->dbc) {
|
469 | 4d611c9a | pbrook | lsi_do_dma(s, out); |
470 | 4d611c9a | pbrook | } else if (s->waiting == 2) { |
471 | 4d611c9a | pbrook | /* Restart SCRIPTS execution. */
|
472 | 4d611c9a | pbrook | s->waiting = 0;
|
473 | 4d611c9a | pbrook | lsi_execute_script(s); |
474 | 4d611c9a | pbrook | } |
475 | 4d611c9a | pbrook | } |
476 | 7d8406be | pbrook | |
477 | 7d8406be | pbrook | static void lsi_do_command(LSIState *s) |
478 | 7d8406be | pbrook | { |
479 | 7d8406be | pbrook | uint8_t buf[16];
|
480 | 7d8406be | pbrook | int n;
|
481 | 7d8406be | pbrook | |
482 | 7d8406be | pbrook | DPRINTF("Send command len=%d\n", s->dbc);
|
483 | 7d8406be | pbrook | if (s->dbc > 16) |
484 | 7d8406be | pbrook | s->dbc = 16;
|
485 | 7d8406be | pbrook | cpu_physical_memory_read(s->dnad, buf, s->dbc); |
486 | 7d8406be | pbrook | s->sfbr = buf[0];
|
487 | 7d8406be | pbrook | n = scsi_send_command(s->current_dev, 0, buf, s->current_lun);
|
488 | 7d8406be | pbrook | if (n > 0) { |
489 | 7d8406be | pbrook | s->data_len = n; |
490 | 7d8406be | pbrook | lsi_set_phase(s, PHASE_DI); |
491 | 7d8406be | pbrook | } else if (n < 0) { |
492 | 7d8406be | pbrook | s->data_len = -n; |
493 | 7d8406be | pbrook | lsi_set_phase(s, PHASE_DO); |
494 | 7d8406be | pbrook | } |
495 | 7d8406be | pbrook | } |
496 | 7d8406be | pbrook | |
497 | 7d8406be | pbrook | static void lsi_do_status(LSIState *s) |
498 | 7d8406be | pbrook | { |
499 | 7d8406be | pbrook | DPRINTF("Get status len=%d sense=%d\n", s->dbc, s->sense);
|
500 | 7d8406be | pbrook | if (s->dbc != 1) |
501 | 7d8406be | pbrook | BADF("Bad Status move\n");
|
502 | 7d8406be | pbrook | s->dbc = 1;
|
503 | 7d8406be | pbrook | s->msg = s->sense; |
504 | 7d8406be | pbrook | cpu_physical_memory_write(s->dnad, &s->msg, 1);
|
505 | 7d8406be | pbrook | s->sfbr = s->msg; |
506 | 7d8406be | pbrook | lsi_set_phase(s, PHASE_MI); |
507 | 7d8406be | pbrook | s->msg = 0; /* COMMAND COMPLETE */ |
508 | 7d8406be | pbrook | } |
509 | 7d8406be | pbrook | |
510 | 7d8406be | pbrook | static void lsi_disconnect(LSIState *s) |
511 | 7d8406be | pbrook | { |
512 | 7d8406be | pbrook | s->scntl1 &= ~LSI_SCNTL1_CON; |
513 | 7d8406be | pbrook | s->sstat1 &= ~PHASE_MASK; |
514 | 7d8406be | pbrook | } |
515 | 7d8406be | pbrook | |
516 | 7d8406be | pbrook | static void lsi_do_msgin(LSIState *s) |
517 | 7d8406be | pbrook | { |
518 | 7d8406be | pbrook | DPRINTF("Message in len=%d\n", s->dbc);
|
519 | 7d8406be | pbrook | s->dbc = 1;
|
520 | 7d8406be | pbrook | s->sfbr = s->msg; |
521 | 7d8406be | pbrook | cpu_physical_memory_write(s->dnad, &s->msg, 1);
|
522 | 7d8406be | pbrook | if (s->msg == 0) { |
523 | 7d8406be | pbrook | lsi_disconnect(s); |
524 | 7d8406be | pbrook | } else {
|
525 | 7d8406be | pbrook | /* ??? Check if ATN (not yet implemented) is asserted and maybe
|
526 | 7d8406be | pbrook | switch to PHASE_MO. */
|
527 | 7d8406be | pbrook | lsi_set_phase(s, PHASE_CMD); |
528 | 7d8406be | pbrook | } |
529 | 7d8406be | pbrook | } |
530 | 7d8406be | pbrook | |
531 | 7d8406be | pbrook | static void lsi_do_msgout(LSIState *s) |
532 | 7d8406be | pbrook | { |
533 | 7d8406be | pbrook | uint8_t msg; |
534 | 7d8406be | pbrook | |
535 | 7d8406be | pbrook | DPRINTF("MSG out len=%d\n", s->dbc);
|
536 | 7d8406be | pbrook | if (s->dbc != 1) { |
537 | 7d8406be | pbrook | /* Multibyte messages not implemented. */
|
538 | 7d8406be | pbrook | s->msg = 7; /* MESSAGE REJECT */ |
539 | 7d8406be | pbrook | //s->dbc = 1;
|
540 | 7d8406be | pbrook | //lsi_bad_phase(s, 1, PHASE_MI);
|
541 | 7d8406be | pbrook | lsi_set_phase(s, PHASE_MI); |
542 | 7d8406be | pbrook | return;
|
543 | 7d8406be | pbrook | } |
544 | 7d8406be | pbrook | cpu_physical_memory_read(s->dnad, &msg, 1);
|
545 | 7d8406be | pbrook | s->sfbr = msg; |
546 | 7d8406be | pbrook | s->dnad++; |
547 | 7d8406be | pbrook | |
548 | 7d8406be | pbrook | switch (msg) {
|
549 | 7d8406be | pbrook | case 0x00: |
550 | 7d8406be | pbrook | DPRINTF("Got Disconnect\n");
|
551 | 7d8406be | pbrook | lsi_disconnect(s); |
552 | 7d8406be | pbrook | return;
|
553 | 7d8406be | pbrook | case 0x08: |
554 | 7d8406be | pbrook | DPRINTF("Got No Operation\n");
|
555 | 7d8406be | pbrook | lsi_set_phase(s, PHASE_CMD); |
556 | 7d8406be | pbrook | return;
|
557 | 7d8406be | pbrook | } |
558 | 7d8406be | pbrook | if ((msg & 0x80) == 0) { |
559 | 7d8406be | pbrook | DPRINTF("Unimplemented message 0x%d\n", msg);
|
560 | 7d8406be | pbrook | s->msg = 7; /* MESSAGE REJECT */ |
561 | 7d8406be | pbrook | lsi_bad_phase(s, 1, PHASE_MI);
|
562 | 7d8406be | pbrook | return;
|
563 | 7d8406be | pbrook | } |
564 | 7d8406be | pbrook | s->current_lun = msg & 7;
|
565 | 7d8406be | pbrook | DPRINTF("Select LUN %d\n", s->current_lun);
|
566 | 7d8406be | pbrook | lsi_set_phase(s, PHASE_CMD); |
567 | 7d8406be | pbrook | } |
568 | 7d8406be | pbrook | |
569 | 7d8406be | pbrook | /* Sign extend a 24-bit value. */
|
570 | 7d8406be | pbrook | static inline int32_t sxt24(int32_t n) |
571 | 7d8406be | pbrook | { |
572 | 7d8406be | pbrook | return (n << 8) >> 8; |
573 | 7d8406be | pbrook | } |
574 | 7d8406be | pbrook | |
575 | 7d8406be | pbrook | static void lsi_memcpy(LSIState *s, uint32_t dest, uint32_t src, int count) |
576 | 7d8406be | pbrook | { |
577 | 7d8406be | pbrook | int n;
|
578 | 7d8406be | pbrook | uint8_t buf[TARGET_PAGE_SIZE]; |
579 | 7d8406be | pbrook | |
580 | 7d8406be | pbrook | DPRINTF("memcpy dest 0x%08x src 0x%08x count %d\n", dest, src, count);
|
581 | 7d8406be | pbrook | while (count) {
|
582 | 7d8406be | pbrook | n = (count > TARGET_PAGE_SIZE) ? TARGET_PAGE_SIZE : count; |
583 | 7d8406be | pbrook | cpu_physical_memory_read(src, buf, n); |
584 | 7d8406be | pbrook | cpu_physical_memory_write(dest, buf, n); |
585 | 7d8406be | pbrook | src += n; |
586 | 7d8406be | pbrook | dest += n; |
587 | 7d8406be | pbrook | count -= n; |
588 | 7d8406be | pbrook | } |
589 | 7d8406be | pbrook | } |
590 | 7d8406be | pbrook | |
591 | 7d8406be | pbrook | static void lsi_execute_script(LSIState *s) |
592 | 7d8406be | pbrook | { |
593 | 7d8406be | pbrook | uint32_t insn; |
594 | 7d8406be | pbrook | uint32_t addr; |
595 | 7d8406be | pbrook | int opcode;
|
596 | 7d8406be | pbrook | |
597 | 7d8406be | pbrook | s->istat1 |= LSI_ISTAT1_SRUN; |
598 | 7d8406be | pbrook | again:
|
599 | 7d8406be | pbrook | insn = read_dword(s, s->dsp); |
600 | 7d8406be | pbrook | addr = read_dword(s, s->dsp + 4);
|
601 | 7d8406be | pbrook | DPRINTF("SCRIPTS dsp=%08x opcode %08x arg %08x\n", s->dsp, insn, addr);
|
602 | 7d8406be | pbrook | s->dsps = addr; |
603 | 7d8406be | pbrook | s->dcmd = insn >> 24;
|
604 | 7d8406be | pbrook | s->dsp += 8;
|
605 | 7d8406be | pbrook | switch (insn >> 30) { |
606 | 7d8406be | pbrook | case 0: /* Block move. */ |
607 | 7d8406be | pbrook | if (s->sist1 & LSI_SIST1_STO) {
|
608 | 7d8406be | pbrook | DPRINTF("Delayed select timeout\n");
|
609 | 7d8406be | pbrook | lsi_stop_script(s); |
610 | 7d8406be | pbrook | break;
|
611 | 7d8406be | pbrook | } |
612 | 7d8406be | pbrook | s->dbc = insn & 0xffffff;
|
613 | 7d8406be | pbrook | s->rbc = s->dbc; |
614 | 7d8406be | pbrook | if (insn & (1 << 29)) { |
615 | 7d8406be | pbrook | /* Indirect addressing. */
|
616 | 7d8406be | pbrook | addr = read_dword(s, addr); |
617 | 7d8406be | pbrook | } else if (insn & (1 << 28)) { |
618 | 7d8406be | pbrook | uint32_t buf[2];
|
619 | 7d8406be | pbrook | int32_t offset; |
620 | 7d8406be | pbrook | /* Table indirect addressing. */
|
621 | 7d8406be | pbrook | offset = sxt24(addr); |
622 | 7d8406be | pbrook | cpu_physical_memory_read(s->dsa + offset, (uint8_t *)buf, 8);
|
623 | 7d8406be | pbrook | s->dbc = cpu_to_le32(buf[0]);
|
624 | 7d8406be | pbrook | addr = cpu_to_le32(buf[1]);
|
625 | 7d8406be | pbrook | } |
626 | 7d8406be | pbrook | if ((s->sstat1 & PHASE_MASK) != ((insn >> 24) & 7)) { |
627 | 7d8406be | pbrook | DPRINTF("Wrong phase got %d expected %d\n",
|
628 | 7d8406be | pbrook | s->sstat1 & PHASE_MASK, (insn >> 24) & 7); |
629 | 7d8406be | pbrook | lsi_script_scsi_interrupt(s, LSI_SIST0_MA, 0);
|
630 | 7d8406be | pbrook | break;
|
631 | 7d8406be | pbrook | } |
632 | 7d8406be | pbrook | s->dnad = addr; |
633 | 7d8406be | pbrook | switch (s->sstat1 & 0x7) { |
634 | 7d8406be | pbrook | case PHASE_DO:
|
635 | 7d8406be | pbrook | lsi_do_dma(s, 1);
|
636 | 7d8406be | pbrook | break;
|
637 | 7d8406be | pbrook | case PHASE_DI:
|
638 | 7d8406be | pbrook | lsi_do_dma(s, 0);
|
639 | 7d8406be | pbrook | break;
|
640 | 7d8406be | pbrook | case PHASE_CMD:
|
641 | 7d8406be | pbrook | lsi_do_command(s); |
642 | 7d8406be | pbrook | break;
|
643 | 7d8406be | pbrook | case PHASE_ST:
|
644 | 7d8406be | pbrook | lsi_do_status(s); |
645 | 7d8406be | pbrook | break;
|
646 | 7d8406be | pbrook | case PHASE_MO:
|
647 | 7d8406be | pbrook | lsi_do_msgout(s); |
648 | 7d8406be | pbrook | break;
|
649 | 7d8406be | pbrook | case PHASE_MI:
|
650 | 7d8406be | pbrook | lsi_do_msgin(s); |
651 | 7d8406be | pbrook | break;
|
652 | 7d8406be | pbrook | default:
|
653 | 7d8406be | pbrook | BADF("Unimplemented phase %d\n", s->sstat1 & PHASE_MASK);
|
654 | 7d8406be | pbrook | exit(1);
|
655 | 7d8406be | pbrook | } |
656 | 7d8406be | pbrook | s->dfifo = s->dbc & 0xff;
|
657 | 7d8406be | pbrook | s->ctest5 = (s->ctest5 & 0xfc) | ((s->dbc >> 8) & 3); |
658 | 7d8406be | pbrook | s->sbc = s->dbc; |
659 | 7d8406be | pbrook | s->rbc -= s->dbc; |
660 | 7d8406be | pbrook | s->ua = addr + s->dbc; |
661 | 7d8406be | pbrook | /* ??? Set ESA. */
|
662 | 7d8406be | pbrook | s->ia = s->dsp - 8;
|
663 | 7d8406be | pbrook | break;
|
664 | 7d8406be | pbrook | |
665 | 7d8406be | pbrook | case 1: /* IO or Read/Write instruction. */ |
666 | 7d8406be | pbrook | opcode = (insn >> 27) & 7; |
667 | 7d8406be | pbrook | if (opcode < 5) { |
668 | 7d8406be | pbrook | uint32_t id; |
669 | 7d8406be | pbrook | |
670 | 7d8406be | pbrook | if (insn & (1 << 25)) { |
671 | 7d8406be | pbrook | id = read_dword(s, s->dsa + sxt24(insn)); |
672 | 7d8406be | pbrook | } else {
|
673 | 7d8406be | pbrook | id = addr; |
674 | 7d8406be | pbrook | } |
675 | 7d8406be | pbrook | id = (id >> 16) & 0xf; |
676 | 7d8406be | pbrook | if (insn & (1 << 26)) { |
677 | 7d8406be | pbrook | addr = s->dsp + sxt24(addr); |
678 | 7d8406be | pbrook | } |
679 | 7d8406be | pbrook | s->dnad = addr; |
680 | 7d8406be | pbrook | switch (opcode) {
|
681 | 7d8406be | pbrook | case 0: /* Select */ |
682 | 7d8406be | pbrook | s->sstat0 |= LSI_SSTAT0_WOA; |
683 | 7d8406be | pbrook | s->scntl1 &= ~LSI_SCNTL1_IARB; |
684 | 7d8406be | pbrook | s->sdid = id; |
685 | 7d8406be | pbrook | if (id >= LSI_MAX_DEVS || !s->scsi_dev[id]) {
|
686 | 7d8406be | pbrook | DPRINTF("Selected absent target %d\n", id);
|
687 | 7d8406be | pbrook | lsi_script_scsi_interrupt(s, 0, LSI_SIST1_STO);
|
688 | 7d8406be | pbrook | lsi_disconnect(s); |
689 | 7d8406be | pbrook | break;
|
690 | 7d8406be | pbrook | } |
691 | 7d8406be | pbrook | DPRINTF("Selected target %d%s\n",
|
692 | 7d8406be | pbrook | id, insn & (1 << 3) ? " ATN" : ""); |
693 | 7d8406be | pbrook | /* ??? Linux drivers compain when this is set. Maybe
|
694 | 7d8406be | pbrook | it only applies in low-level mode (unimplemented).
|
695 | 7d8406be | pbrook | lsi_script_scsi_interrupt(s, LSI_SIST0_CMP, 0); */
|
696 | 7d8406be | pbrook | s->current_dev = s->scsi_dev[id]; |
697 | 7d8406be | pbrook | s->scntl1 |= LSI_SCNTL1_CON; |
698 | 7d8406be | pbrook | if (insn & (1 << 3)) { |
699 | 7d8406be | pbrook | s->socl |= LSI_SOCL_ATN; |
700 | 7d8406be | pbrook | } |
701 | 7d8406be | pbrook | lsi_set_phase(s, PHASE_MO); |
702 | 7d8406be | pbrook | break;
|
703 | 7d8406be | pbrook | case 1: /* Disconnect */ |
704 | 7d8406be | pbrook | DPRINTF("Wait Disconect\n");
|
705 | 7d8406be | pbrook | s->scntl1 &= ~LSI_SCNTL1_CON; |
706 | 7d8406be | pbrook | break;
|
707 | 7d8406be | pbrook | case 2: /* Wait Reselect */ |
708 | 7d8406be | pbrook | DPRINTF("Wait Reselect\n");
|
709 | 7d8406be | pbrook | s->waiting = 1;
|
710 | 7d8406be | pbrook | break;
|
711 | 7d8406be | pbrook | case 3: /* Set */ |
712 | 7d8406be | pbrook | DPRINTF("Set%s%s%s%s\n",
|
713 | 7d8406be | pbrook | insn & (1 << 3) ? " ATN" : "", |
714 | 7d8406be | pbrook | insn & (1 << 6) ? " ACK" : "", |
715 | 7d8406be | pbrook | insn & (1 << 9) ? " TM" : "", |
716 | 7d8406be | pbrook | insn & (1 << 10) ? " CC" : ""); |
717 | 7d8406be | pbrook | if (insn & (1 << 3)) { |
718 | 7d8406be | pbrook | s->socl |= LSI_SOCL_ATN; |
719 | 7d8406be | pbrook | lsi_set_phase(s, PHASE_MO); |
720 | 7d8406be | pbrook | } |
721 | 7d8406be | pbrook | if (insn & (1 << 9)) { |
722 | 7d8406be | pbrook | BADF("Target mode not implemented\n");
|
723 | 7d8406be | pbrook | exit(1);
|
724 | 7d8406be | pbrook | } |
725 | 7d8406be | pbrook | if (insn & (1 << 10)) |
726 | 7d8406be | pbrook | s->carry = 1;
|
727 | 7d8406be | pbrook | break;
|
728 | 7d8406be | pbrook | case 4: /* Clear */ |
729 | 7d8406be | pbrook | DPRINTF("Clear%s%s%s%s\n",
|
730 | 7d8406be | pbrook | insn & (1 << 3) ? " ATN" : "", |
731 | 7d8406be | pbrook | insn & (1 << 6) ? " ACK" : "", |
732 | 7d8406be | pbrook | insn & (1 << 9) ? " TM" : "", |
733 | 7d8406be | pbrook | insn & (1 << 10) ? " CC" : ""); |
734 | 7d8406be | pbrook | if (insn & (1 << 3)) { |
735 | 7d8406be | pbrook | s->socl &= ~LSI_SOCL_ATN; |
736 | 7d8406be | pbrook | } |
737 | 7d8406be | pbrook | if (insn & (1 << 10)) |
738 | 7d8406be | pbrook | s->carry = 0;
|
739 | 7d8406be | pbrook | break;
|
740 | 7d8406be | pbrook | } |
741 | 7d8406be | pbrook | } else {
|
742 | 7d8406be | pbrook | uint8_t op0; |
743 | 7d8406be | pbrook | uint8_t op1; |
744 | 7d8406be | pbrook | uint8_t data8; |
745 | 7d8406be | pbrook | int reg;
|
746 | 7d8406be | pbrook | int operator;
|
747 | 7d8406be | pbrook | #ifdef DEBUG_LSI
|
748 | 7d8406be | pbrook | static const char *opcode_names[3] = |
749 | 7d8406be | pbrook | {"Write", "Read", "Read-Modify-Write"}; |
750 | 7d8406be | pbrook | static const char *operator_names[8] = |
751 | 7d8406be | pbrook | {"MOV", "SHL", "OR", "XOR", "AND", "SHR", "ADD", "ADC"}; |
752 | 7d8406be | pbrook | #endif
|
753 | 7d8406be | pbrook | |
754 | 7d8406be | pbrook | reg = ((insn >> 16) & 0x7f) | (insn & 0x80); |
755 | 7d8406be | pbrook | data8 = (insn >> 8) & 0xff; |
756 | 7d8406be | pbrook | opcode = (insn >> 27) & 7; |
757 | 7d8406be | pbrook | operator = (insn >> 24) & 7; |
758 | 7d8406be | pbrook | DPRINTF("%s reg 0x%x %s data8 %d%s\n",
|
759 | 7d8406be | pbrook | opcode_names[opcode - 5], reg,
|
760 | 7d8406be | pbrook | operator_names[operator], data8, |
761 | 7d8406be | pbrook | (insn & (1 << 23)) ? " SFBR" : ""); |
762 | 7d8406be | pbrook | op0 = op1 = 0;
|
763 | 7d8406be | pbrook | switch (opcode) {
|
764 | 7d8406be | pbrook | case 5: /* From SFBR */ |
765 | 7d8406be | pbrook | op0 = s->sfbr; |
766 | 7d8406be | pbrook | op1 = data8; |
767 | 7d8406be | pbrook | break;
|
768 | 7d8406be | pbrook | case 6: /* To SFBR */ |
769 | 7d8406be | pbrook | if (operator)
|
770 | 7d8406be | pbrook | op0 = lsi_reg_readb(s, reg); |
771 | 7d8406be | pbrook | op1 = data8; |
772 | 7d8406be | pbrook | break;
|
773 | 7d8406be | pbrook | case 7: /* Read-modify-write */ |
774 | 7d8406be | pbrook | if (operator)
|
775 | 7d8406be | pbrook | op0 = lsi_reg_readb(s, reg); |
776 | 7d8406be | pbrook | if (insn & (1 << 23)) { |
777 | 7d8406be | pbrook | op1 = s->sfbr; |
778 | 7d8406be | pbrook | } else {
|
779 | 7d8406be | pbrook | op1 = data8; |
780 | 7d8406be | pbrook | } |
781 | 7d8406be | pbrook | break;
|
782 | 7d8406be | pbrook | } |
783 | 7d8406be | pbrook | |
784 | 7d8406be | pbrook | switch (operator) {
|
785 | 7d8406be | pbrook | case 0: /* move */ |
786 | 7d8406be | pbrook | op0 = op1; |
787 | 7d8406be | pbrook | break;
|
788 | 7d8406be | pbrook | case 1: /* Shift left */ |
789 | 7d8406be | pbrook | op1 = op0 >> 7;
|
790 | 7d8406be | pbrook | op0 = (op0 << 1) | s->carry;
|
791 | 7d8406be | pbrook | s->carry = op1; |
792 | 7d8406be | pbrook | break;
|
793 | 7d8406be | pbrook | case 2: /* OR */ |
794 | 7d8406be | pbrook | op0 |= op1; |
795 | 7d8406be | pbrook | break;
|
796 | 7d8406be | pbrook | case 3: /* XOR */ |
797 | 7d8406be | pbrook | op0 |= op1; |
798 | 7d8406be | pbrook | break;
|
799 | 7d8406be | pbrook | case 4: /* AND */ |
800 | 7d8406be | pbrook | op0 &= op1; |
801 | 7d8406be | pbrook | break;
|
802 | 7d8406be | pbrook | case 5: /* SHR */ |
803 | 7d8406be | pbrook | op1 = op0 & 1;
|
804 | 7d8406be | pbrook | op0 = (op0 >> 1) | (s->carry << 7); |
805 | 7d8406be | pbrook | break;
|
806 | 7d8406be | pbrook | case 6: /* ADD */ |
807 | 7d8406be | pbrook | op0 += op1; |
808 | 7d8406be | pbrook | s->carry = op0 < op1; |
809 | 7d8406be | pbrook | break;
|
810 | 7d8406be | pbrook | case 7: /* ADC */ |
811 | 7d8406be | pbrook | op0 += op1 + s->carry; |
812 | 7d8406be | pbrook | if (s->carry)
|
813 | 7d8406be | pbrook | s->carry = op0 <= op1; |
814 | 7d8406be | pbrook | else
|
815 | 7d8406be | pbrook | s->carry = op0 < op1; |
816 | 7d8406be | pbrook | break;
|
817 | 7d8406be | pbrook | } |
818 | 7d8406be | pbrook | |
819 | 7d8406be | pbrook | switch (opcode) {
|
820 | 7d8406be | pbrook | case 5: /* From SFBR */ |
821 | 7d8406be | pbrook | case 7: /* Read-modify-write */ |
822 | 7d8406be | pbrook | lsi_reg_writeb(s, reg, op0); |
823 | 7d8406be | pbrook | break;
|
824 | 7d8406be | pbrook | case 6: /* To SFBR */ |
825 | 7d8406be | pbrook | s->sfbr = op0; |
826 | 7d8406be | pbrook | break;
|
827 | 7d8406be | pbrook | } |
828 | 7d8406be | pbrook | } |
829 | 7d8406be | pbrook | break;
|
830 | 7d8406be | pbrook | |
831 | 7d8406be | pbrook | case 2: /* Transfer Control. */ |
832 | 7d8406be | pbrook | { |
833 | 7d8406be | pbrook | int cond;
|
834 | 7d8406be | pbrook | int jmp;
|
835 | 7d8406be | pbrook | |
836 | 7d8406be | pbrook | if ((insn & 0x002e0000) == 0) { |
837 | 7d8406be | pbrook | DPRINTF("NOP\n");
|
838 | 7d8406be | pbrook | break;
|
839 | 7d8406be | pbrook | } |
840 | 7d8406be | pbrook | if (s->sist1 & LSI_SIST1_STO) {
|
841 | 7d8406be | pbrook | DPRINTF("Delayed select timeout\n");
|
842 | 7d8406be | pbrook | lsi_stop_script(s); |
843 | 7d8406be | pbrook | break;
|
844 | 7d8406be | pbrook | } |
845 | 7d8406be | pbrook | cond = jmp = (insn & (1 << 19)) != 0; |
846 | 7d8406be | pbrook | if (cond == jmp && (insn & (1 << 21))) { |
847 | 7d8406be | pbrook | DPRINTF("Compare carry %d\n", s->carry == jmp);
|
848 | 7d8406be | pbrook | cond = s->carry != 0;
|
849 | 7d8406be | pbrook | } |
850 | 7d8406be | pbrook | if (cond == jmp && (insn & (1 << 17))) { |
851 | 7d8406be | pbrook | DPRINTF("Compare phase %d %c= %d\n",
|
852 | 7d8406be | pbrook | (s->sstat1 & PHASE_MASK), |
853 | 7d8406be | pbrook | jmp ? '=' : '!', |
854 | 7d8406be | pbrook | ((insn >> 24) & 7)); |
855 | 7d8406be | pbrook | cond = (s->sstat1 & PHASE_MASK) == ((insn >> 24) & 7); |
856 | 7d8406be | pbrook | } |
857 | 7d8406be | pbrook | if (cond == jmp && (insn & (1 << 18))) { |
858 | 7d8406be | pbrook | uint8_t mask; |
859 | 7d8406be | pbrook | |
860 | 7d8406be | pbrook | mask = (~insn >> 8) & 0xff; |
861 | 7d8406be | pbrook | DPRINTF("Compare data 0x%x & 0x%x %c= 0x%x\n",
|
862 | 7d8406be | pbrook | s->sfbr, mask, jmp ? '=' : '!', insn & mask); |
863 | 7d8406be | pbrook | cond = (s->sfbr & mask) == (insn & mask); |
864 | 7d8406be | pbrook | } |
865 | 7d8406be | pbrook | if (cond == jmp) {
|
866 | 7d8406be | pbrook | if (insn & (1 << 23)) { |
867 | 7d8406be | pbrook | /* Relative address. */
|
868 | 7d8406be | pbrook | addr = s->dsp + sxt24(addr); |
869 | 7d8406be | pbrook | } |
870 | 7d8406be | pbrook | switch ((insn >> 27) & 7) { |
871 | 7d8406be | pbrook | case 0: /* Jump */ |
872 | 7d8406be | pbrook | DPRINTF("Jump to 0x%08x\n", addr);
|
873 | 7d8406be | pbrook | s->dsp = addr; |
874 | 7d8406be | pbrook | break;
|
875 | 7d8406be | pbrook | case 1: /* Call */ |
876 | 7d8406be | pbrook | DPRINTF("Call 0x%08x\n", addr);
|
877 | 7d8406be | pbrook | s->temp = s->dsp; |
878 | 7d8406be | pbrook | s->dsp = addr; |
879 | 7d8406be | pbrook | break;
|
880 | 7d8406be | pbrook | case 2: /* Return */ |
881 | 7d8406be | pbrook | DPRINTF("Return to 0x%08x\n", s->temp);
|
882 | 7d8406be | pbrook | s->dsp = s->temp; |
883 | 7d8406be | pbrook | break;
|
884 | 7d8406be | pbrook | case 3: /* Interrupt */ |
885 | 7d8406be | pbrook | DPRINTF("Interrupt 0x%08x\n", s->dsps);
|
886 | 7d8406be | pbrook | if ((insn & (1 << 20)) != 0) { |
887 | 7d8406be | pbrook | s->istat0 |= LSI_ISTAT0_INTF; |
888 | 7d8406be | pbrook | lsi_update_irq(s); |
889 | 7d8406be | pbrook | } else {
|
890 | 7d8406be | pbrook | lsi_script_dma_interrupt(s, LSI_DSTAT_SIR); |
891 | 7d8406be | pbrook | } |
892 | 7d8406be | pbrook | break;
|
893 | 7d8406be | pbrook | default:
|
894 | 7d8406be | pbrook | DPRINTF("Illegal transfer control\n");
|
895 | 7d8406be | pbrook | lsi_script_dma_interrupt(s, LSI_DSTAT_IID); |
896 | 7d8406be | pbrook | break;
|
897 | 7d8406be | pbrook | } |
898 | 7d8406be | pbrook | } else {
|
899 | 7d8406be | pbrook | DPRINTF("Control condition failed\n");
|
900 | 7d8406be | pbrook | } |
901 | 7d8406be | pbrook | } |
902 | 7d8406be | pbrook | break;
|
903 | 7d8406be | pbrook | |
904 | 7d8406be | pbrook | case 3: |
905 | 7d8406be | pbrook | if ((insn & (1 << 29)) == 0) { |
906 | 7d8406be | pbrook | /* Memory move. */
|
907 | 7d8406be | pbrook | uint32_t dest; |
908 | 7d8406be | pbrook | /* ??? The docs imply the destination address is loaded into
|
909 | 7d8406be | pbrook | the TEMP register. However the Linux drivers rely on
|
910 | 7d8406be | pbrook | the value being presrved. */
|
911 | 7d8406be | pbrook | dest = read_dword(s, s->dsp); |
912 | 7d8406be | pbrook | s->dsp += 4;
|
913 | 7d8406be | pbrook | lsi_memcpy(s, dest, addr, insn & 0xffffff);
|
914 | 7d8406be | pbrook | } else {
|
915 | 7d8406be | pbrook | uint8_t data[7];
|
916 | 7d8406be | pbrook | int reg;
|
917 | 7d8406be | pbrook | int n;
|
918 | 7d8406be | pbrook | int i;
|
919 | 7d8406be | pbrook | |
920 | 7d8406be | pbrook | if (insn & (1 << 28)) { |
921 | 7d8406be | pbrook | addr = s->dsa + sxt24(addr); |
922 | 7d8406be | pbrook | } |
923 | 7d8406be | pbrook | n = (insn & 7);
|
924 | 7d8406be | pbrook | reg = (insn >> 16) & 0xff; |
925 | 7d8406be | pbrook | if (insn & (1 << 24)) { |
926 | 7d8406be | pbrook | DPRINTF("Load reg 0x%x size %d addr 0x%08x\n", reg, n, addr);
|
927 | 7d8406be | pbrook | cpu_physical_memory_read(addr, data, n); |
928 | 7d8406be | pbrook | for (i = 0; i < n; i++) { |
929 | 7d8406be | pbrook | lsi_reg_writeb(s, reg + i, data[i]); |
930 | 7d8406be | pbrook | } |
931 | 7d8406be | pbrook | } else {
|
932 | 7d8406be | pbrook | DPRINTF("Store reg 0x%x size %d addr 0x%08x\n", reg, n, addr);
|
933 | 7d8406be | pbrook | for (i = 0; i < n; i++) { |
934 | 7d8406be | pbrook | data[i] = lsi_reg_readb(s, reg + i); |
935 | 7d8406be | pbrook | } |
936 | 7d8406be | pbrook | cpu_physical_memory_write(addr, data, n); |
937 | 7d8406be | pbrook | } |
938 | 7d8406be | pbrook | } |
939 | 7d8406be | pbrook | } |
940 | 7d8406be | pbrook | /* ??? Need to avoid infinite loops. */
|
941 | 7d8406be | pbrook | if (s->istat1 & LSI_ISTAT1_SRUN && !s->waiting) {
|
942 | 7d8406be | pbrook | if (s->dcntl & LSI_DCNTL_SSM) {
|
943 | 7d8406be | pbrook | lsi_script_dma_interrupt(s, LSI_DSTAT_SSI); |
944 | 7d8406be | pbrook | } else {
|
945 | 7d8406be | pbrook | goto again;
|
946 | 7d8406be | pbrook | } |
947 | 7d8406be | pbrook | } |
948 | 7d8406be | pbrook | DPRINTF("SCRIPTS execution stopped\n");
|
949 | 7d8406be | pbrook | } |
950 | 7d8406be | pbrook | |
951 | 7d8406be | pbrook | static uint8_t lsi_reg_readb(LSIState *s, int offset) |
952 | 7d8406be | pbrook | { |
953 | 7d8406be | pbrook | uint8_t tmp; |
954 | 7d8406be | pbrook | #define CASE_GET_REG32(name, addr) \
|
955 | 7d8406be | pbrook | case addr: return s->name & 0xff; \ |
956 | 7d8406be | pbrook | case addr + 1: return (s->name >> 8) & 0xff; \ |
957 | 7d8406be | pbrook | case addr + 2: return (s->name >> 16) & 0xff; \ |
958 | 7d8406be | pbrook | case addr + 3: return (s->name >> 24) & 0xff; |
959 | 7d8406be | pbrook | |
960 | 7d8406be | pbrook | #ifdef DEBUG_LSI_REG
|
961 | 7d8406be | pbrook | DPRINTF("Read reg %x\n", offset);
|
962 | 7d8406be | pbrook | #endif
|
963 | 7d8406be | pbrook | switch (offset) {
|
964 | 7d8406be | pbrook | case 0x00: /* SCNTL0 */ |
965 | 7d8406be | pbrook | return s->scntl0;
|
966 | 7d8406be | pbrook | case 0x01: /* SCNTL1 */ |
967 | 7d8406be | pbrook | return s->scntl1;
|
968 | 7d8406be | pbrook | case 0x02: /* SCNTL2 */ |
969 | 7d8406be | pbrook | return s->scntl2;
|
970 | 7d8406be | pbrook | case 0x03: /* SCNTL3 */ |
971 | 7d8406be | pbrook | return s->scntl3;
|
972 | 7d8406be | pbrook | case 0x04: /* SCID */ |
973 | 7d8406be | pbrook | return s->scid;
|
974 | 7d8406be | pbrook | case 0x05: /* SXFER */ |
975 | 7d8406be | pbrook | return s->sxfer;
|
976 | 7d8406be | pbrook | case 0x06: /* SDID */ |
977 | 7d8406be | pbrook | return s->sdid;
|
978 | 7d8406be | pbrook | case 0x07: /* GPREG0 */ |
979 | 7d8406be | pbrook | return 0x7f; |
980 | 7d8406be | pbrook | case 0xb: /* SBCL */ |
981 | 7d8406be | pbrook | /* ??? This is not correct. However it's (hopefully) only
|
982 | 7d8406be | pbrook | used for diagnostics, so should be ok. */
|
983 | 7d8406be | pbrook | return 0; |
984 | 7d8406be | pbrook | case 0xc: /* DSTAT */ |
985 | 7d8406be | pbrook | tmp = s->dstat | 0x80;
|
986 | 7d8406be | pbrook | if ((s->istat0 & LSI_ISTAT0_INTF) == 0) |
987 | 7d8406be | pbrook | s->dstat = 0;
|
988 | 7d8406be | pbrook | lsi_update_irq(s); |
989 | 7d8406be | pbrook | return tmp;
|
990 | 7d8406be | pbrook | case 0x0d: /* SSTAT0 */ |
991 | 7d8406be | pbrook | return s->sstat0;
|
992 | 7d8406be | pbrook | case 0x0e: /* SSTAT1 */ |
993 | 7d8406be | pbrook | return s->sstat1;
|
994 | 7d8406be | pbrook | case 0x0f: /* SSTAT2 */ |
995 | 7d8406be | pbrook | return s->scntl1 & LSI_SCNTL1_CON ? 0 : 2; |
996 | 7d8406be | pbrook | CASE_GET_REG32(dsa, 0x10)
|
997 | 7d8406be | pbrook | case 0x14: /* ISTAT0 */ |
998 | 7d8406be | pbrook | return s->istat0;
|
999 | 7d8406be | pbrook | case 0x16: /* MBOX0 */ |
1000 | 7d8406be | pbrook | return s->mbox0;
|
1001 | 7d8406be | pbrook | case 0x17: /* MBOX1 */ |
1002 | 7d8406be | pbrook | return s->mbox1;
|
1003 | 7d8406be | pbrook | case 0x18: /* CTEST0 */ |
1004 | 7d8406be | pbrook | return 0xff; |
1005 | 7d8406be | pbrook | case 0x19: /* CTEST1 */ |
1006 | 7d8406be | pbrook | return 0; |
1007 | 7d8406be | pbrook | case 0x1a: /* CTEST2 */ |
1008 | 7d8406be | pbrook | tmp = LSI_CTEST2_DACK | LSI_CTEST2_CM; |
1009 | 7d8406be | pbrook | if (s->istat0 & LSI_ISTAT0_SIGP) {
|
1010 | 7d8406be | pbrook | s->istat0 &= ~LSI_ISTAT0_SIGP; |
1011 | 7d8406be | pbrook | tmp |= LSI_CTEST2_SIGP; |
1012 | 7d8406be | pbrook | } |
1013 | 7d8406be | pbrook | return tmp;
|
1014 | 7d8406be | pbrook | case 0x1b: /* CTEST3 */ |
1015 | 7d8406be | pbrook | return s->ctest3;
|
1016 | 7d8406be | pbrook | CASE_GET_REG32(temp, 0x1c)
|
1017 | 7d8406be | pbrook | case 0x20: /* DFIFO */ |
1018 | 7d8406be | pbrook | return 0; |
1019 | 7d8406be | pbrook | case 0x21: /* CTEST4 */ |
1020 | 7d8406be | pbrook | return s->ctest4;
|
1021 | 7d8406be | pbrook | case 0x22: /* CTEST5 */ |
1022 | 7d8406be | pbrook | return s->ctest5;
|
1023 | 7d8406be | pbrook | case 0x24: /* DBC[0:7] */ |
1024 | 7d8406be | pbrook | return s->dbc & 0xff; |
1025 | 7d8406be | pbrook | case 0x25: /* DBC[8:15] */ |
1026 | 7d8406be | pbrook | return (s->dbc >> 8) & 0xff; |
1027 | 7d8406be | pbrook | case 0x26: /* DBC[16->23] */ |
1028 | 7d8406be | pbrook | return (s->dbc >> 16) & 0xff; |
1029 | 7d8406be | pbrook | case 0x27: /* DCMD */ |
1030 | 7d8406be | pbrook | return s->dcmd;
|
1031 | 7d8406be | pbrook | CASE_GET_REG32(dsp, 0x2c)
|
1032 | 7d8406be | pbrook | CASE_GET_REG32(dsps, 0x30)
|
1033 | 7d8406be | pbrook | CASE_GET_REG32(scratch[0], 0x34) |
1034 | 7d8406be | pbrook | case 0x38: /* DMODE */ |
1035 | 7d8406be | pbrook | return s->dmode;
|
1036 | 7d8406be | pbrook | case 0x39: /* DIEN */ |
1037 | 7d8406be | pbrook | return s->dien;
|
1038 | 7d8406be | pbrook | case 0x3b: /* DCNTL */ |
1039 | 7d8406be | pbrook | return s->dcntl;
|
1040 | 7d8406be | pbrook | case 0x40: /* SIEN0 */ |
1041 | 7d8406be | pbrook | return s->sien0;
|
1042 | 7d8406be | pbrook | case 0x41: /* SIEN1 */ |
1043 | 7d8406be | pbrook | return s->sien1;
|
1044 | 7d8406be | pbrook | case 0x42: /* SIST0 */ |
1045 | 7d8406be | pbrook | tmp = s->sist0; |
1046 | 7d8406be | pbrook | s->sist0 = 0;
|
1047 | 7d8406be | pbrook | lsi_update_irq(s); |
1048 | 7d8406be | pbrook | return tmp;
|
1049 | 7d8406be | pbrook | case 0x43: /* SIST1 */ |
1050 | 7d8406be | pbrook | tmp = s->sist1; |
1051 | 7d8406be | pbrook | s->sist1 = 0;
|
1052 | 7d8406be | pbrook | lsi_update_irq(s); |
1053 | 7d8406be | pbrook | return tmp;
|
1054 | 7d8406be | pbrook | case 0x47: /* GPCNTL0 */ |
1055 | 7d8406be | pbrook | return 0x0f; |
1056 | 7d8406be | pbrook | case 0x48: /* STIME0 */ |
1057 | 7d8406be | pbrook | return s->stime0;
|
1058 | 7d8406be | pbrook | case 0x4a: /* RESPID0 */ |
1059 | 7d8406be | pbrook | return s->respid0;
|
1060 | 7d8406be | pbrook | case 0x4b: /* RESPID1 */ |
1061 | 7d8406be | pbrook | return s->respid1;
|
1062 | 7d8406be | pbrook | case 0x4d: /* STEST1 */ |
1063 | 7d8406be | pbrook | return s->stest1;
|
1064 | 7d8406be | pbrook | case 0x4e: /* STEST2 */ |
1065 | 7d8406be | pbrook | return s->stest2;
|
1066 | 7d8406be | pbrook | case 0x4f: /* STEST3 */ |
1067 | 7d8406be | pbrook | return s->stest3;
|
1068 | 7d8406be | pbrook | case 0x52: /* STEST4 */ |
1069 | 7d8406be | pbrook | return 0xe0; |
1070 | 7d8406be | pbrook | case 0x56: /* CCNTL0 */ |
1071 | 7d8406be | pbrook | return s->ccntl0;
|
1072 | 7d8406be | pbrook | case 0x57: /* CCNTL1 */ |
1073 | 7d8406be | pbrook | return s->ccntl1;
|
1074 | 7d8406be | pbrook | case 0x58: case 0x59: /* SBDL */ |
1075 | 7d8406be | pbrook | return 0; |
1076 | 7d8406be | pbrook | CASE_GET_REG32(mmrs, 0xa0)
|
1077 | 7d8406be | pbrook | CASE_GET_REG32(mmws, 0xa4)
|
1078 | 7d8406be | pbrook | CASE_GET_REG32(sfs, 0xa8)
|
1079 | 7d8406be | pbrook | CASE_GET_REG32(drs, 0xac)
|
1080 | 7d8406be | pbrook | CASE_GET_REG32(sbms, 0xb0)
|
1081 | 7d8406be | pbrook | CASE_GET_REG32(dmbs, 0xb4)
|
1082 | 7d8406be | pbrook | CASE_GET_REG32(dnad64, 0xb8)
|
1083 | 7d8406be | pbrook | CASE_GET_REG32(pmjad1, 0xc0)
|
1084 | 7d8406be | pbrook | CASE_GET_REG32(pmjad2, 0xc4)
|
1085 | 7d8406be | pbrook | CASE_GET_REG32(rbc, 0xc8)
|
1086 | 7d8406be | pbrook | CASE_GET_REG32(ua, 0xcc)
|
1087 | 7d8406be | pbrook | CASE_GET_REG32(ia, 0xd4)
|
1088 | 7d8406be | pbrook | CASE_GET_REG32(sbc, 0xd8)
|
1089 | 7d8406be | pbrook | CASE_GET_REG32(csbc, 0xdc)
|
1090 | 7d8406be | pbrook | } |
1091 | 7d8406be | pbrook | if (offset >= 0x5c && offset < 0xa0) { |
1092 | 7d8406be | pbrook | int n;
|
1093 | 7d8406be | pbrook | int shift;
|
1094 | 7d8406be | pbrook | n = (offset - 0x58) >> 2; |
1095 | 7d8406be | pbrook | shift = (offset & 3) * 8; |
1096 | 7d8406be | pbrook | return (s->scratch[n] >> shift) & 0xff; |
1097 | 7d8406be | pbrook | } |
1098 | 7d8406be | pbrook | BADF("readb 0x%x\n", offset);
|
1099 | 7d8406be | pbrook | exit(1);
|
1100 | 7d8406be | pbrook | #undef CASE_GET_REG32
|
1101 | 7d8406be | pbrook | } |
1102 | 7d8406be | pbrook | |
1103 | 7d8406be | pbrook | static void lsi_reg_writeb(LSIState *s, int offset, uint8_t val) |
1104 | 7d8406be | pbrook | { |
1105 | 7d8406be | pbrook | #define CASE_SET_REG32(name, addr) \
|
1106 | 7d8406be | pbrook | case addr : s->name &= 0xffffff00; s->name |= val; break; \ |
1107 | 7d8406be | pbrook | case addr + 1: s->name &= 0xffff00ff; s->name |= val << 8; break; \ |
1108 | 7d8406be | pbrook | case addr + 2: s->name &= 0xff00ffff; s->name |= val << 16; break; \ |
1109 | 7d8406be | pbrook | case addr + 3: s->name &= 0x00ffffff; s->name |= val << 24; break; |
1110 | 7d8406be | pbrook | |
1111 | 7d8406be | pbrook | #ifdef DEBUG_LSI_REG
|
1112 | 7d8406be | pbrook | DPRINTF("Write reg %x = %02x\n", offset, val);
|
1113 | 7d8406be | pbrook | #endif
|
1114 | 7d8406be | pbrook | switch (offset) {
|
1115 | 7d8406be | pbrook | case 0x00: /* SCNTL0 */ |
1116 | 7d8406be | pbrook | s->scntl0 = val; |
1117 | 7d8406be | pbrook | if (val & LSI_SCNTL0_START) {
|
1118 | 7d8406be | pbrook | BADF("Start sequence not implemented\n");
|
1119 | 7d8406be | pbrook | } |
1120 | 7d8406be | pbrook | break;
|
1121 | 7d8406be | pbrook | case 0x01: /* SCNTL1 */ |
1122 | 7d8406be | pbrook | s->scntl1 = val & ~LSI_SCNTL1_SST; |
1123 | 7d8406be | pbrook | if (val & LSI_SCNTL1_IARB) {
|
1124 | 7d8406be | pbrook | BADF("Immediate Arbritration not implemented\n");
|
1125 | 7d8406be | pbrook | } |
1126 | 7d8406be | pbrook | if (val & LSI_SCNTL1_RST) {
|
1127 | 7d8406be | pbrook | s->sstat0 |= LSI_SSTAT0_RST; |
1128 | 7d8406be | pbrook | lsi_script_scsi_interrupt(s, LSI_SIST0_RST, 0);
|
1129 | 7d8406be | pbrook | } else {
|
1130 | 7d8406be | pbrook | s->sstat0 &= ~LSI_SSTAT0_RST; |
1131 | 7d8406be | pbrook | } |
1132 | 7d8406be | pbrook | break;
|
1133 | 7d8406be | pbrook | case 0x02: /* SCNTL2 */ |
1134 | 7d8406be | pbrook | val &= ~(LSI_SCNTL2_WSR | LSI_SCNTL2_WSS); |
1135 | 7d8406be | pbrook | s->scntl3 = val; |
1136 | 7d8406be | pbrook | break;
|
1137 | 7d8406be | pbrook | case 0x03: /* SCNTL3 */ |
1138 | 7d8406be | pbrook | s->scntl3 = val; |
1139 | 7d8406be | pbrook | break;
|
1140 | 7d8406be | pbrook | case 0x04: /* SCID */ |
1141 | 7d8406be | pbrook | s->scid = val; |
1142 | 7d8406be | pbrook | break;
|
1143 | 7d8406be | pbrook | case 0x05: /* SXFER */ |
1144 | 7d8406be | pbrook | s->sxfer = val; |
1145 | 7d8406be | pbrook | break;
|
1146 | 7d8406be | pbrook | case 0x07: /* GPREG0 */ |
1147 | 7d8406be | pbrook | break;
|
1148 | 7d8406be | pbrook | case 0x0c: case 0x0d: case 0x0e: case 0x0f: |
1149 | 7d8406be | pbrook | /* Linux writes to these readonly registers on startup. */
|
1150 | 7d8406be | pbrook | return;
|
1151 | 7d8406be | pbrook | CASE_SET_REG32(dsa, 0x10)
|
1152 | 7d8406be | pbrook | case 0x14: /* ISTAT0 */ |
1153 | 7d8406be | pbrook | s->istat0 = (s->istat0 & 0x0f) | (val & 0xf0); |
1154 | 7d8406be | pbrook | if (val & LSI_ISTAT0_ABRT) {
|
1155 | 7d8406be | pbrook | lsi_script_dma_interrupt(s, LSI_DSTAT_ABRT); |
1156 | 7d8406be | pbrook | } |
1157 | 7d8406be | pbrook | if (val & LSI_ISTAT0_INTF) {
|
1158 | 7d8406be | pbrook | s->istat0 &= ~LSI_ISTAT0_INTF; |
1159 | 7d8406be | pbrook | lsi_update_irq(s); |
1160 | 7d8406be | pbrook | } |
1161 | 4d611c9a | pbrook | if (s->waiting == 1 && val & LSI_ISTAT0_SIGP) { |
1162 | 7d8406be | pbrook | DPRINTF("Woken by SIGP\n");
|
1163 | 7d8406be | pbrook | s->waiting = 0;
|
1164 | 7d8406be | pbrook | s->dsp = s->dnad; |
1165 | 7d8406be | pbrook | lsi_execute_script(s); |
1166 | 7d8406be | pbrook | } |
1167 | 7d8406be | pbrook | if (val & LSI_ISTAT0_SRST) {
|
1168 | 7d8406be | pbrook | lsi_soft_reset(s); |
1169 | 7d8406be | pbrook | } |
1170 | 7d8406be | pbrook | case 0x16: /* MBOX0 */ |
1171 | 7d8406be | pbrook | s->mbox0 = val; |
1172 | 7d8406be | pbrook | case 0x17: /* MBOX1 */ |
1173 | 7d8406be | pbrook | s->mbox1 = val; |
1174 | 7d8406be | pbrook | case 0x1b: /* CTEST3 */ |
1175 | 7d8406be | pbrook | s->ctest3 = val & 0x0f;
|
1176 | 7d8406be | pbrook | break;
|
1177 | 7d8406be | pbrook | CASE_SET_REG32(temp, 0x1c)
|
1178 | 7d8406be | pbrook | case 0x21: /* CTEST4 */ |
1179 | 7d8406be | pbrook | if (val & 7) { |
1180 | 7d8406be | pbrook | BADF("Unimplemented CTEST4-FBL 0x%x\n", val);
|
1181 | 7d8406be | pbrook | } |
1182 | 7d8406be | pbrook | s->ctest4 = val; |
1183 | 7d8406be | pbrook | break;
|
1184 | 7d8406be | pbrook | case 0x22: /* CTEST5 */ |
1185 | 7d8406be | pbrook | if (val & (LSI_CTEST5_ADCK | LSI_CTEST5_BBCK)) {
|
1186 | 7d8406be | pbrook | BADF("CTEST5 DMA increment not implemented\n");
|
1187 | 7d8406be | pbrook | } |
1188 | 7d8406be | pbrook | s->ctest5 = val; |
1189 | 7d8406be | pbrook | break;
|
1190 | 7d8406be | pbrook | case 0x2c: /* DSPS[0:7] */ |
1191 | 7d8406be | pbrook | s->dsp &= 0xffffff00;
|
1192 | 7d8406be | pbrook | s->dsp |= val; |
1193 | 7d8406be | pbrook | break;
|
1194 | 7d8406be | pbrook | case 0x2d: /* DSPS[8:15] */ |
1195 | 7d8406be | pbrook | s->dsp &= 0xffff00ff;
|
1196 | 7d8406be | pbrook | s->dsp |= val << 8;
|
1197 | 7d8406be | pbrook | break;
|
1198 | 7d8406be | pbrook | case 0x2e: /* DSPS[16:23] */ |
1199 | 7d8406be | pbrook | s->dsp &= 0xff00ffff;
|
1200 | 7d8406be | pbrook | s->dsp |= val << 16;
|
1201 | 7d8406be | pbrook | break;
|
1202 | 7d8406be | pbrook | case 0x2f: /* DSPS[14:31] */ |
1203 | 7d8406be | pbrook | s->dsp &= 0x00ffffff;
|
1204 | 7d8406be | pbrook | s->dsp |= val << 24;
|
1205 | 7d8406be | pbrook | if ((s->dmode & LSI_DMODE_MAN) == 0 |
1206 | 7d8406be | pbrook | && (s->istat1 & LSI_ISTAT1_SRUN) == 0)
|
1207 | 7d8406be | pbrook | lsi_execute_script(s); |
1208 | 7d8406be | pbrook | break;
|
1209 | 7d8406be | pbrook | CASE_SET_REG32(dsps, 0x30)
|
1210 | 7d8406be | pbrook | CASE_SET_REG32(scratch[0], 0x34) |
1211 | 7d8406be | pbrook | case 0x38: /* DMODE */ |
1212 | 7d8406be | pbrook | if (val & (LSI_DMODE_SIOM | LSI_DMODE_DIOM)) {
|
1213 | 7d8406be | pbrook | BADF("IO mappings not implemented\n");
|
1214 | 7d8406be | pbrook | } |
1215 | 7d8406be | pbrook | s->dmode = val; |
1216 | 7d8406be | pbrook | break;
|
1217 | 7d8406be | pbrook | case 0x39: /* DIEN */ |
1218 | 7d8406be | pbrook | s->dien = val; |
1219 | 7d8406be | pbrook | lsi_update_irq(s); |
1220 | 7d8406be | pbrook | break;
|
1221 | 7d8406be | pbrook | case 0x3b: /* DCNTL */ |
1222 | 7d8406be | pbrook | s->dcntl = val & ~(LSI_DCNTL_PFF | LSI_DCNTL_STD); |
1223 | 7d8406be | pbrook | if ((val & LSI_DCNTL_STD) && (s->istat1 & LSI_ISTAT1_SRUN) == 0) |
1224 | 7d8406be | pbrook | lsi_execute_script(s); |
1225 | 7d8406be | pbrook | break;
|
1226 | 7d8406be | pbrook | case 0x40: /* SIEN0 */ |
1227 | 7d8406be | pbrook | s->sien0 = val; |
1228 | 7d8406be | pbrook | lsi_update_irq(s); |
1229 | 7d8406be | pbrook | break;
|
1230 | 7d8406be | pbrook | case 0x41: /* SIEN1 */ |
1231 | 7d8406be | pbrook | s->sien1 = val; |
1232 | 7d8406be | pbrook | lsi_update_irq(s); |
1233 | 7d8406be | pbrook | break;
|
1234 | 7d8406be | pbrook | case 0x47: /* GPCNTL0 */ |
1235 | 7d8406be | pbrook | break;
|
1236 | 7d8406be | pbrook | case 0x48: /* STIME0 */ |
1237 | 7d8406be | pbrook | s->stime0 = val; |
1238 | 7d8406be | pbrook | break;
|
1239 | 7d8406be | pbrook | case 0x49: /* STIME1 */ |
1240 | 7d8406be | pbrook | if (val & 0xf) { |
1241 | 7d8406be | pbrook | DPRINTF("General purpose timer not implemented\n");
|
1242 | 7d8406be | pbrook | /* ??? Raising the interrupt immediately seems to be sufficient
|
1243 | 7d8406be | pbrook | to keep the FreeBSD driver happy. */
|
1244 | 7d8406be | pbrook | lsi_script_scsi_interrupt(s, 0, LSI_SIST1_GEN);
|
1245 | 7d8406be | pbrook | } |
1246 | 7d8406be | pbrook | break;
|
1247 | 7d8406be | pbrook | case 0x4a: /* RESPID0 */ |
1248 | 7d8406be | pbrook | s->respid0 = val; |
1249 | 7d8406be | pbrook | break;
|
1250 | 7d8406be | pbrook | case 0x4b: /* RESPID1 */ |
1251 | 7d8406be | pbrook | s->respid1 = val; |
1252 | 7d8406be | pbrook | break;
|
1253 | 7d8406be | pbrook | case 0x4d: /* STEST1 */ |
1254 | 7d8406be | pbrook | s->stest1 = val; |
1255 | 7d8406be | pbrook | break;
|
1256 | 7d8406be | pbrook | case 0x4e: /* STEST2 */ |
1257 | 7d8406be | pbrook | if (val & 1) { |
1258 | 7d8406be | pbrook | BADF("Low level mode not implemented\n");
|
1259 | 7d8406be | pbrook | } |
1260 | 7d8406be | pbrook | s->stest2 = val; |
1261 | 7d8406be | pbrook | break;
|
1262 | 7d8406be | pbrook | case 0x4f: /* STEST3 */ |
1263 | 7d8406be | pbrook | if (val & 0x41) { |
1264 | 7d8406be | pbrook | BADF("SCSI FIFO test mode not implemented\n");
|
1265 | 7d8406be | pbrook | } |
1266 | 7d8406be | pbrook | s->stest3 = val; |
1267 | 7d8406be | pbrook | break;
|
1268 | 7d8406be | pbrook | case 0x56: /* CCNTL0 */ |
1269 | 7d8406be | pbrook | s->ccntl0 = val; |
1270 | 7d8406be | pbrook | break;
|
1271 | 7d8406be | pbrook | case 0x57: /* CCNTL1 */ |
1272 | 7d8406be | pbrook | s->ccntl1 = val; |
1273 | 7d8406be | pbrook | break;
|
1274 | 7d8406be | pbrook | CASE_SET_REG32(mmrs, 0xa0)
|
1275 | 7d8406be | pbrook | CASE_SET_REG32(mmws, 0xa4)
|
1276 | 7d8406be | pbrook | CASE_SET_REG32(sfs, 0xa8)
|
1277 | 7d8406be | pbrook | CASE_SET_REG32(drs, 0xac)
|
1278 | 7d8406be | pbrook | CASE_SET_REG32(sbms, 0xb0)
|
1279 | 7d8406be | pbrook | CASE_SET_REG32(dmbs, 0xb4)
|
1280 | 7d8406be | pbrook | CASE_SET_REG32(dnad64, 0xb8)
|
1281 | 7d8406be | pbrook | CASE_SET_REG32(pmjad1, 0xc0)
|
1282 | 7d8406be | pbrook | CASE_SET_REG32(pmjad2, 0xc4)
|
1283 | 7d8406be | pbrook | CASE_SET_REG32(rbc, 0xc8)
|
1284 | 7d8406be | pbrook | CASE_SET_REG32(ua, 0xcc)
|
1285 | 7d8406be | pbrook | CASE_SET_REG32(ia, 0xd4)
|
1286 | 7d8406be | pbrook | CASE_SET_REG32(sbc, 0xd8)
|
1287 | 7d8406be | pbrook | CASE_SET_REG32(csbc, 0xdc)
|
1288 | 7d8406be | pbrook | default:
|
1289 | 7d8406be | pbrook | if (offset >= 0x5c && offset < 0xa0) { |
1290 | 7d8406be | pbrook | int n;
|
1291 | 7d8406be | pbrook | int shift;
|
1292 | 7d8406be | pbrook | n = (offset - 0x58) >> 2; |
1293 | 7d8406be | pbrook | shift = (offset & 3) * 8; |
1294 | 7d8406be | pbrook | s->scratch[n] &= ~(0xff << shift);
|
1295 | 7d8406be | pbrook | s->scratch[n] |= (val & 0xff) << shift;
|
1296 | 7d8406be | pbrook | } else {
|
1297 | 7d8406be | pbrook | BADF("Unhandled writeb 0x%x = 0x%x\n", offset, val);
|
1298 | 7d8406be | pbrook | } |
1299 | 7d8406be | pbrook | } |
1300 | 7d8406be | pbrook | #undef CASE_SET_REG32
|
1301 | 7d8406be | pbrook | } |
1302 | 7d8406be | pbrook | |
1303 | 7d8406be | pbrook | static void lsi_mmio_writeb(void *opaque, target_phys_addr_t addr, uint32_t val) |
1304 | 7d8406be | pbrook | { |
1305 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1306 | 7d8406be | pbrook | |
1307 | 7d8406be | pbrook | lsi_reg_writeb(s, addr & 0xff, val);
|
1308 | 7d8406be | pbrook | } |
1309 | 7d8406be | pbrook | |
1310 | 7d8406be | pbrook | static void lsi_mmio_writew(void *opaque, target_phys_addr_t addr, uint32_t val) |
1311 | 7d8406be | pbrook | { |
1312 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1313 | 7d8406be | pbrook | |
1314 | 7d8406be | pbrook | addr &= 0xff;
|
1315 | 7d8406be | pbrook | lsi_reg_writeb(s, addr, val & 0xff);
|
1316 | 7d8406be | pbrook | lsi_reg_writeb(s, addr + 1, (val >> 8) & 0xff); |
1317 | 7d8406be | pbrook | } |
1318 | 7d8406be | pbrook | |
1319 | 7d8406be | pbrook | static void lsi_mmio_writel(void *opaque, target_phys_addr_t addr, uint32_t val) |
1320 | 7d8406be | pbrook | { |
1321 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1322 | 7d8406be | pbrook | |
1323 | 7d8406be | pbrook | addr &= 0xff;
|
1324 | 7d8406be | pbrook | lsi_reg_writeb(s, addr, val & 0xff);
|
1325 | 7d8406be | pbrook | lsi_reg_writeb(s, addr + 1, (val >> 8) & 0xff); |
1326 | 7d8406be | pbrook | lsi_reg_writeb(s, addr + 2, (val >> 16) & 0xff); |
1327 | 7d8406be | pbrook | lsi_reg_writeb(s, addr + 3, (val >> 24) & 0xff); |
1328 | 7d8406be | pbrook | } |
1329 | 7d8406be | pbrook | |
1330 | 7d8406be | pbrook | static uint32_t lsi_mmio_readb(void *opaque, target_phys_addr_t addr) |
1331 | 7d8406be | pbrook | { |
1332 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1333 | 7d8406be | pbrook | |
1334 | 7d8406be | pbrook | return lsi_reg_readb(s, addr & 0xff); |
1335 | 7d8406be | pbrook | } |
1336 | 7d8406be | pbrook | |
1337 | 7d8406be | pbrook | static uint32_t lsi_mmio_readw(void *opaque, target_phys_addr_t addr) |
1338 | 7d8406be | pbrook | { |
1339 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1340 | 7d8406be | pbrook | uint32_t val; |
1341 | 7d8406be | pbrook | |
1342 | 7d8406be | pbrook | addr &= 0xff;
|
1343 | 7d8406be | pbrook | val = lsi_reg_readb(s, addr); |
1344 | 7d8406be | pbrook | val |= lsi_reg_readb(s, addr + 1) << 8; |
1345 | 7d8406be | pbrook | return val;
|
1346 | 7d8406be | pbrook | } |
1347 | 7d8406be | pbrook | |
1348 | 7d8406be | pbrook | static uint32_t lsi_mmio_readl(void *opaque, target_phys_addr_t addr) |
1349 | 7d8406be | pbrook | { |
1350 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1351 | 7d8406be | pbrook | uint32_t val; |
1352 | 7d8406be | pbrook | addr &= 0xff;
|
1353 | 7d8406be | pbrook | val = lsi_reg_readb(s, addr); |
1354 | 7d8406be | pbrook | val |= lsi_reg_readb(s, addr + 1) << 8; |
1355 | 7d8406be | pbrook | val |= lsi_reg_readb(s, addr + 2) << 16; |
1356 | 7d8406be | pbrook | val |= lsi_reg_readb(s, addr + 3) << 24; |
1357 | 7d8406be | pbrook | return val;
|
1358 | 7d8406be | pbrook | } |
1359 | 7d8406be | pbrook | |
1360 | 7d8406be | pbrook | static CPUReadMemoryFunc *lsi_mmio_readfn[3] = { |
1361 | 7d8406be | pbrook | lsi_mmio_readb, |
1362 | 7d8406be | pbrook | lsi_mmio_readw, |
1363 | 7d8406be | pbrook | lsi_mmio_readl, |
1364 | 7d8406be | pbrook | }; |
1365 | 7d8406be | pbrook | |
1366 | 7d8406be | pbrook | static CPUWriteMemoryFunc *lsi_mmio_writefn[3] = { |
1367 | 7d8406be | pbrook | lsi_mmio_writeb, |
1368 | 7d8406be | pbrook | lsi_mmio_writew, |
1369 | 7d8406be | pbrook | lsi_mmio_writel, |
1370 | 7d8406be | pbrook | }; |
1371 | 7d8406be | pbrook | |
1372 | 7d8406be | pbrook | static void lsi_ram_writeb(void *opaque, target_phys_addr_t addr, uint32_t val) |
1373 | 7d8406be | pbrook | { |
1374 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1375 | 7d8406be | pbrook | uint32_t newval; |
1376 | 7d8406be | pbrook | int shift;
|
1377 | 7d8406be | pbrook | |
1378 | 7d8406be | pbrook | addr &= 0x1fff;
|
1379 | 7d8406be | pbrook | newval = s->script_ram[addr >> 2];
|
1380 | 7d8406be | pbrook | shift = (addr & 3) * 8; |
1381 | 7d8406be | pbrook | newval &= ~(0xff << shift);
|
1382 | 7d8406be | pbrook | newval |= val << shift; |
1383 | 7d8406be | pbrook | s->script_ram[addr >> 2] = newval;
|
1384 | 7d8406be | pbrook | } |
1385 | 7d8406be | pbrook | |
1386 | 7d8406be | pbrook | static void lsi_ram_writew(void *opaque, target_phys_addr_t addr, uint32_t val) |
1387 | 7d8406be | pbrook | { |
1388 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1389 | 7d8406be | pbrook | uint32_t newval; |
1390 | 7d8406be | pbrook | |
1391 | 7d8406be | pbrook | addr &= 0x1fff;
|
1392 | 7d8406be | pbrook | newval = s->script_ram[addr >> 2];
|
1393 | 7d8406be | pbrook | if (addr & 2) { |
1394 | 7d8406be | pbrook | newval = (newval & 0xffff) | (val << 16); |
1395 | 7d8406be | pbrook | } else {
|
1396 | 7d8406be | pbrook | newval = (newval & 0xffff0000) | val;
|
1397 | 7d8406be | pbrook | } |
1398 | 7d8406be | pbrook | s->script_ram[addr >> 2] = newval;
|
1399 | 7d8406be | pbrook | } |
1400 | 7d8406be | pbrook | |
1401 | 7d8406be | pbrook | |
1402 | 7d8406be | pbrook | static void lsi_ram_writel(void *opaque, target_phys_addr_t addr, uint32_t val) |
1403 | 7d8406be | pbrook | { |
1404 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1405 | 7d8406be | pbrook | |
1406 | 7d8406be | pbrook | addr &= 0x1fff;
|
1407 | 7d8406be | pbrook | s->script_ram[addr >> 2] = val;
|
1408 | 7d8406be | pbrook | } |
1409 | 7d8406be | pbrook | |
1410 | 7d8406be | pbrook | static uint32_t lsi_ram_readb(void *opaque, target_phys_addr_t addr) |
1411 | 7d8406be | pbrook | { |
1412 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1413 | 7d8406be | pbrook | uint32_t val; |
1414 | 7d8406be | pbrook | |
1415 | 7d8406be | pbrook | addr &= 0x1fff;
|
1416 | 7d8406be | pbrook | val = s->script_ram[addr >> 2];
|
1417 | 7d8406be | pbrook | val >>= (addr & 3) * 8; |
1418 | 7d8406be | pbrook | return val & 0xff; |
1419 | 7d8406be | pbrook | } |
1420 | 7d8406be | pbrook | |
1421 | 7d8406be | pbrook | static uint32_t lsi_ram_readw(void *opaque, target_phys_addr_t addr) |
1422 | 7d8406be | pbrook | { |
1423 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1424 | 7d8406be | pbrook | uint32_t val; |
1425 | 7d8406be | pbrook | |
1426 | 7d8406be | pbrook | addr &= 0x1fff;
|
1427 | 7d8406be | pbrook | val = s->script_ram[addr >> 2];
|
1428 | 7d8406be | pbrook | if (addr & 2) |
1429 | 7d8406be | pbrook | val >>= 16;
|
1430 | 7d8406be | pbrook | return le16_to_cpu(val);
|
1431 | 7d8406be | pbrook | } |
1432 | 7d8406be | pbrook | |
1433 | 7d8406be | pbrook | static uint32_t lsi_ram_readl(void *opaque, target_phys_addr_t addr) |
1434 | 7d8406be | pbrook | { |
1435 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1436 | 7d8406be | pbrook | |
1437 | 7d8406be | pbrook | addr &= 0x1fff;
|
1438 | 7d8406be | pbrook | return le32_to_cpu(s->script_ram[addr >> 2]); |
1439 | 7d8406be | pbrook | } |
1440 | 7d8406be | pbrook | |
1441 | 7d8406be | pbrook | static CPUReadMemoryFunc *lsi_ram_readfn[3] = { |
1442 | 7d8406be | pbrook | lsi_ram_readb, |
1443 | 7d8406be | pbrook | lsi_ram_readw, |
1444 | 7d8406be | pbrook | lsi_ram_readl, |
1445 | 7d8406be | pbrook | }; |
1446 | 7d8406be | pbrook | |
1447 | 7d8406be | pbrook | static CPUWriteMemoryFunc *lsi_ram_writefn[3] = { |
1448 | 7d8406be | pbrook | lsi_ram_writeb, |
1449 | 7d8406be | pbrook | lsi_ram_writew, |
1450 | 7d8406be | pbrook | lsi_ram_writel, |
1451 | 7d8406be | pbrook | }; |
1452 | 7d8406be | pbrook | |
1453 | 7d8406be | pbrook | static uint32_t lsi_io_readb(void *opaque, uint32_t addr) |
1454 | 7d8406be | pbrook | { |
1455 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1456 | 7d8406be | pbrook | return lsi_reg_readb(s, addr & 0xff); |
1457 | 7d8406be | pbrook | } |
1458 | 7d8406be | pbrook | |
1459 | 7d8406be | pbrook | static uint32_t lsi_io_readw(void *opaque, uint32_t addr) |
1460 | 7d8406be | pbrook | { |
1461 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1462 | 7d8406be | pbrook | uint32_t val; |
1463 | 7d8406be | pbrook | addr &= 0xff;
|
1464 | 7d8406be | pbrook | val = lsi_reg_readb(s, addr); |
1465 | 7d8406be | pbrook | val |= lsi_reg_readb(s, addr + 1) << 8; |
1466 | 7d8406be | pbrook | return val;
|
1467 | 7d8406be | pbrook | } |
1468 | 7d8406be | pbrook | |
1469 | 7d8406be | pbrook | static uint32_t lsi_io_readl(void *opaque, uint32_t addr) |
1470 | 7d8406be | pbrook | { |
1471 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1472 | 7d8406be | pbrook | uint32_t val; |
1473 | 7d8406be | pbrook | addr &= 0xff;
|
1474 | 7d8406be | pbrook | val = lsi_reg_readb(s, addr); |
1475 | 7d8406be | pbrook | val |= lsi_reg_readb(s, addr + 1) << 8; |
1476 | 7d8406be | pbrook | val |= lsi_reg_readb(s, addr + 2) << 16; |
1477 | 7d8406be | pbrook | val |= lsi_reg_readb(s, addr + 3) << 24; |
1478 | 7d8406be | pbrook | return val;
|
1479 | 7d8406be | pbrook | } |
1480 | 7d8406be | pbrook | |
1481 | 7d8406be | pbrook | static void lsi_io_writeb(void *opaque, uint32_t addr, uint32_t val) |
1482 | 7d8406be | pbrook | { |
1483 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1484 | 7d8406be | pbrook | lsi_reg_writeb(s, addr & 0xff, val);
|
1485 | 7d8406be | pbrook | } |
1486 | 7d8406be | pbrook | |
1487 | 7d8406be | pbrook | static void lsi_io_writew(void *opaque, uint32_t addr, uint32_t val) |
1488 | 7d8406be | pbrook | { |
1489 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1490 | 7d8406be | pbrook | addr &= 0xff;
|
1491 | 7d8406be | pbrook | lsi_reg_writeb(s, addr, val & 0xff);
|
1492 | 7d8406be | pbrook | lsi_reg_writeb(s, addr + 1, (val >> 8) & 0xff); |
1493 | 7d8406be | pbrook | } |
1494 | 7d8406be | pbrook | |
1495 | 7d8406be | pbrook | static void lsi_io_writel(void *opaque, uint32_t addr, uint32_t val) |
1496 | 7d8406be | pbrook | { |
1497 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1498 | 7d8406be | pbrook | addr &= 0xff;
|
1499 | 7d8406be | pbrook | lsi_reg_writeb(s, addr, val & 0xff);
|
1500 | 7d8406be | pbrook | lsi_reg_writeb(s, addr + 1, (val >> 8) & 0xff); |
1501 | 7d8406be | pbrook | lsi_reg_writeb(s, addr + 2, (val >> 16) & 0xff); |
1502 | 7d8406be | pbrook | lsi_reg_writeb(s, addr + 2, (val >> 24) & 0xff); |
1503 | 7d8406be | pbrook | } |
1504 | 7d8406be | pbrook | |
1505 | 7d8406be | pbrook | static void lsi_io_mapfunc(PCIDevice *pci_dev, int region_num, |
1506 | 7d8406be | pbrook | uint32_t addr, uint32_t size, int type)
|
1507 | 7d8406be | pbrook | { |
1508 | 7d8406be | pbrook | LSIState *s = (LSIState *)pci_dev; |
1509 | 7d8406be | pbrook | |
1510 | 7d8406be | pbrook | DPRINTF("Mapping IO at %08x\n", addr);
|
1511 | 7d8406be | pbrook | |
1512 | 7d8406be | pbrook | register_ioport_write(addr, 256, 1, lsi_io_writeb, s); |
1513 | 7d8406be | pbrook | register_ioport_read(addr, 256, 1, lsi_io_readb, s); |
1514 | 7d8406be | pbrook | register_ioport_write(addr, 256, 2, lsi_io_writew, s); |
1515 | 7d8406be | pbrook | register_ioport_read(addr, 256, 2, lsi_io_readw, s); |
1516 | 7d8406be | pbrook | register_ioport_write(addr, 256, 4, lsi_io_writel, s); |
1517 | 7d8406be | pbrook | register_ioport_read(addr, 256, 4, lsi_io_readl, s); |
1518 | 7d8406be | pbrook | } |
1519 | 7d8406be | pbrook | |
1520 | 7d8406be | pbrook | static void lsi_ram_mapfunc(PCIDevice *pci_dev, int region_num, |
1521 | 7d8406be | pbrook | uint32_t addr, uint32_t size, int type)
|
1522 | 7d8406be | pbrook | { |
1523 | 7d8406be | pbrook | LSIState *s = (LSIState *)pci_dev; |
1524 | 7d8406be | pbrook | |
1525 | 7d8406be | pbrook | DPRINTF("Mapping ram at %08x\n", addr);
|
1526 | 7d8406be | pbrook | s->script_ram_base = addr; |
1527 | 7d8406be | pbrook | cpu_register_physical_memory(addr + 0, 0x2000, s->ram_io_addr); |
1528 | 7d8406be | pbrook | } |
1529 | 7d8406be | pbrook | |
1530 | 7d8406be | pbrook | static void lsi_mmio_mapfunc(PCIDevice *pci_dev, int region_num, |
1531 | 7d8406be | pbrook | uint32_t addr, uint32_t size, int type)
|
1532 | 7d8406be | pbrook | { |
1533 | 7d8406be | pbrook | LSIState *s = (LSIState *)pci_dev; |
1534 | 7d8406be | pbrook | |
1535 | 7d8406be | pbrook | DPRINTF("Mapping registers at %08x\n", addr);
|
1536 | 7d8406be | pbrook | cpu_register_physical_memory(addr + 0, 0x400, s->mmio_io_addr); |
1537 | 7d8406be | pbrook | } |
1538 | 7d8406be | pbrook | |
1539 | 7d8406be | pbrook | void lsi_scsi_attach(void *opaque, BlockDriverState *bd, int id) |
1540 | 7d8406be | pbrook | { |
1541 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1542 | 7d8406be | pbrook | |
1543 | 7d8406be | pbrook | if (id < 0) { |
1544 | 7d8406be | pbrook | for (id = 0; id < LSI_MAX_DEVS; id++) { |
1545 | 7d8406be | pbrook | if (s->scsi_dev[id] == NULL) |
1546 | 7d8406be | pbrook | break;
|
1547 | 7d8406be | pbrook | } |
1548 | 7d8406be | pbrook | } |
1549 | 7d8406be | pbrook | if (id >= LSI_MAX_DEVS) {
|
1550 | 7d8406be | pbrook | BADF("Bad Device ID %d\n", id);
|
1551 | 7d8406be | pbrook | return;
|
1552 | 7d8406be | pbrook | } |
1553 | 7d8406be | pbrook | if (s->scsi_dev[id]) {
|
1554 | 7d8406be | pbrook | DPRINTF("Destroying device %d\n", id);
|
1555 | 7d8406be | pbrook | scsi_disk_destroy(s->scsi_dev[id]); |
1556 | 7d8406be | pbrook | } |
1557 | 7d8406be | pbrook | DPRINTF("Attaching block device %d\n", id);
|
1558 | 7d8406be | pbrook | s->scsi_dev[id] = scsi_disk_init(bd, lsi_command_complete, s); |
1559 | 7d8406be | pbrook | } |
1560 | 7d8406be | pbrook | |
1561 | 7d8406be | pbrook | void *lsi_scsi_init(PCIBus *bus, int devfn) |
1562 | 7d8406be | pbrook | { |
1563 | 7d8406be | pbrook | LSIState *s; |
1564 | 7d8406be | pbrook | |
1565 | 7d8406be | pbrook | s = (LSIState *)pci_register_device(bus, "LSI53C895A SCSI HBA",
|
1566 | 7d8406be | pbrook | sizeof(*s), devfn, NULL, NULL); |
1567 | 7d8406be | pbrook | if (s == NULL) { |
1568 | 7d8406be | pbrook | fprintf(stderr, "lsi-scsi: Failed to register PCI device\n");
|
1569 | 7d8406be | pbrook | return NULL; |
1570 | 7d8406be | pbrook | } |
1571 | 7d8406be | pbrook | |
1572 | 7d8406be | pbrook | s->pci_dev.config[0x00] = 0x00; |
1573 | 7d8406be | pbrook | s->pci_dev.config[0x01] = 0x10; |
1574 | 7d8406be | pbrook | s->pci_dev.config[0x02] = 0x12; |
1575 | 7d8406be | pbrook | s->pci_dev.config[0x03] = 0x00; |
1576 | 7d8406be | pbrook | s->pci_dev.config[0x0b] = 0x01; |
1577 | 7d8406be | pbrook | s->pci_dev.config[0x3d] = 0x01; /* interrupt pin 1 */ |
1578 | 7d8406be | pbrook | |
1579 | 7d8406be | pbrook | s->mmio_io_addr = cpu_register_io_memory(0, lsi_mmio_readfn,
|
1580 | 7d8406be | pbrook | lsi_mmio_writefn, s); |
1581 | 7d8406be | pbrook | s->ram_io_addr = cpu_register_io_memory(0, lsi_ram_readfn,
|
1582 | 7d8406be | pbrook | lsi_ram_writefn, s); |
1583 | 7d8406be | pbrook | |
1584 | 7d8406be | pbrook | pci_register_io_region((struct PCIDevice *)s, 0, 256, |
1585 | 7d8406be | pbrook | PCI_ADDRESS_SPACE_IO, lsi_io_mapfunc); |
1586 | 7d8406be | pbrook | pci_register_io_region((struct PCIDevice *)s, 1, 0x400, |
1587 | 7d8406be | pbrook | PCI_ADDRESS_SPACE_MEM, lsi_mmio_mapfunc); |
1588 | 7d8406be | pbrook | pci_register_io_region((struct PCIDevice *)s, 2, 0x2000, |
1589 | 7d8406be | pbrook | PCI_ADDRESS_SPACE_MEM, lsi_ram_mapfunc); |
1590 | 7d8406be | pbrook | |
1591 | 7d8406be | pbrook | lsi_soft_reset(s); |
1592 | 7d8406be | pbrook | |
1593 | 7d8406be | pbrook | return s;
|
1594 | 7d8406be | pbrook | } |