root / hw / hpet.c @ 1de7afc9
History | View | Annotate | Download (23.1 kB)
1 | 16b29ae1 | aliguori | /*
|
---|---|---|---|
2 | 16b29ae1 | aliguori | * High Precisition Event Timer emulation
|
3 | 16b29ae1 | aliguori | *
|
4 | 16b29ae1 | aliguori | * Copyright (c) 2007 Alexander Graf
|
5 | 16b29ae1 | aliguori | * Copyright (c) 2008 IBM Corporation
|
6 | 16b29ae1 | aliguori | *
|
7 | 16b29ae1 | aliguori | * Authors: Beth Kon <bkon@us.ibm.com>
|
8 | 16b29ae1 | aliguori | *
|
9 | 16b29ae1 | aliguori | * This library is free software; you can redistribute it and/or
|
10 | 16b29ae1 | aliguori | * modify it under the terms of the GNU Lesser General Public
|
11 | 16b29ae1 | aliguori | * License as published by the Free Software Foundation; either
|
12 | 16b29ae1 | aliguori | * version 2 of the License, or (at your option) any later version.
|
13 | 16b29ae1 | aliguori | *
|
14 | 16b29ae1 | aliguori | * This library is distributed in the hope that it will be useful,
|
15 | 16b29ae1 | aliguori | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
16 | 16b29ae1 | aliguori | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
17 | 16b29ae1 | aliguori | * Lesser General Public License for more details.
|
18 | 16b29ae1 | aliguori | *
|
19 | 16b29ae1 | aliguori | * You should have received a copy of the GNU Lesser General Public
|
20 | 8167ee88 | Blue Swirl | * License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
21 | 16b29ae1 | aliguori | *
|
22 | 16b29ae1 | aliguori | * *****************************************************************
|
23 | 16b29ae1 | aliguori | *
|
24 | 16b29ae1 | aliguori | * This driver attempts to emulate an HPET device in software.
|
25 | 16b29ae1 | aliguori | */
|
26 | 16b29ae1 | aliguori | |
27 | 16b29ae1 | aliguori | #include "hw.h" |
28 | bf4f74c0 | aurel32 | #include "pc.h" |
29 | 28ecbaee | Paolo Bonzini | #include "ui/console.h" |
30 | 1de7afc9 | Paolo Bonzini | #include "qemu/timer.h" |
31 | 16b29ae1 | aliguori | #include "hpet_emul.h" |
32 | 822557eb | Jan Kiszka | #include "sysbus.h" |
33 | 7d932dfd | Jan Kiszka | #include "mc146818rtc.h" |
34 | b1277b03 | Jan Kiszka | #include "i8254.h" |
35 | 16b29ae1 | aliguori | |
36 | 16b29ae1 | aliguori | //#define HPET_DEBUG
|
37 | 16b29ae1 | aliguori | #ifdef HPET_DEBUG
|
38 | d0f2c4c6 | malc | #define DPRINTF printf
|
39 | 16b29ae1 | aliguori | #else
|
40 | d0f2c4c6 | malc | #define DPRINTF(...)
|
41 | 16b29ae1 | aliguori | #endif
|
42 | 16b29ae1 | aliguori | |
43 | 8caa0065 | Jan Kiszka | #define HPET_MSI_SUPPORT 0 |
44 | 8caa0065 | Jan Kiszka | |
45 | 27bb0b2d | Jan Kiszka | struct HPETState;
|
46 | 27bb0b2d | Jan Kiszka | typedef struct HPETTimer { /* timers */ |
47 | 27bb0b2d | Jan Kiszka | uint8_t tn; /*timer number*/
|
48 | 27bb0b2d | Jan Kiszka | QEMUTimer *qemu_timer; |
49 | 27bb0b2d | Jan Kiszka | struct HPETState *state;
|
50 | 27bb0b2d | Jan Kiszka | /* Memory-mapped, software visible timer registers */
|
51 | 27bb0b2d | Jan Kiszka | uint64_t config; /* configuration/cap */
|
52 | 27bb0b2d | Jan Kiszka | uint64_t cmp; /* comparator */
|
53 | 8caa0065 | Jan Kiszka | uint64_t fsb; /* FSB route */
|
54 | 27bb0b2d | Jan Kiszka | /* Hidden register state */
|
55 | 27bb0b2d | Jan Kiszka | uint64_t period; /* Last value written to comparator */
|
56 | 27bb0b2d | Jan Kiszka | uint8_t wrap_flag; /* timer pop will indicate wrap for one-shot 32-bit
|
57 | 27bb0b2d | Jan Kiszka | * mode. Next pop will be actual timer expiration.
|
58 | 27bb0b2d | Jan Kiszka | */
|
59 | 27bb0b2d | Jan Kiszka | } HPETTimer; |
60 | 27bb0b2d | Jan Kiszka | |
61 | 27bb0b2d | Jan Kiszka | typedef struct HPETState { |
62 | 822557eb | Jan Kiszka | SysBusDevice busdev; |
63 | e977aa37 | Avi Kivity | MemoryRegion iomem; |
64 | 27bb0b2d | Jan Kiszka | uint64_t hpet_offset; |
65 | 822557eb | Jan Kiszka | qemu_irq irqs[HPET_NUM_IRQ_ROUTES]; |
66 | 8caa0065 | Jan Kiszka | uint32_t flags; |
67 | 7d932dfd | Jan Kiszka | uint8_t rtc_irq_level; |
68 | ce967e2f | Jan Kiszka | qemu_irq pit_enabled; |
69 | be4b44c5 | Jan Kiszka | uint8_t num_timers; |
70 | be4b44c5 | Jan Kiszka | HPETTimer timer[HPET_MAX_TIMERS]; |
71 | 27bb0b2d | Jan Kiszka | |
72 | 27bb0b2d | Jan Kiszka | /* Memory-mapped, software visible registers */
|
73 | 27bb0b2d | Jan Kiszka | uint64_t capability; /* capabilities */
|
74 | 27bb0b2d | Jan Kiszka | uint64_t config; /* configuration */
|
75 | 27bb0b2d | Jan Kiszka | uint64_t isr; /* interrupt status reg */
|
76 | 27bb0b2d | Jan Kiszka | uint64_t hpet_counter; /* main counter */
|
77 | 40ac17cd | Gleb Natapov | uint8_t hpet_id; /* instance id */
|
78 | 27bb0b2d | Jan Kiszka | } HPETState; |
79 | 27bb0b2d | Jan Kiszka | |
80 | 7d932dfd | Jan Kiszka | static uint32_t hpet_in_legacy_mode(HPETState *s)
|
81 | 16b29ae1 | aliguori | { |
82 | 7d932dfd | Jan Kiszka | return s->config & HPET_CFG_LEGACY;
|
83 | 16b29ae1 | aliguori | } |
84 | 16b29ae1 | aliguori | |
85 | c50c2d68 | aurel32 | static uint32_t timer_int_route(struct HPETTimer *timer) |
86 | 16b29ae1 | aliguori | { |
87 | 27bb0b2d | Jan Kiszka | return (timer->config & HPET_TN_INT_ROUTE_MASK) >> HPET_TN_INT_ROUTE_SHIFT;
|
88 | 16b29ae1 | aliguori | } |
89 | 16b29ae1 | aliguori | |
90 | 8caa0065 | Jan Kiszka | static uint32_t timer_fsb_route(HPETTimer *t)
|
91 | 8caa0065 | Jan Kiszka | { |
92 | 8caa0065 | Jan Kiszka | return t->config & HPET_TN_FSB_ENABLE;
|
93 | 8caa0065 | Jan Kiszka | } |
94 | 8caa0065 | Jan Kiszka | |
95 | b7eaa6c7 | Jan Kiszka | static uint32_t hpet_enabled(HPETState *s)
|
96 | 16b29ae1 | aliguori | { |
97 | b7eaa6c7 | Jan Kiszka | return s->config & HPET_CFG_ENABLE;
|
98 | 16b29ae1 | aliguori | } |
99 | 16b29ae1 | aliguori | |
100 | 16b29ae1 | aliguori | static uint32_t timer_is_periodic(HPETTimer *t)
|
101 | 16b29ae1 | aliguori | { |
102 | 16b29ae1 | aliguori | return t->config & HPET_TN_PERIODIC;
|
103 | 16b29ae1 | aliguori | } |
104 | 16b29ae1 | aliguori | |
105 | 16b29ae1 | aliguori | static uint32_t timer_enabled(HPETTimer *t)
|
106 | 16b29ae1 | aliguori | { |
107 | 16b29ae1 | aliguori | return t->config & HPET_TN_ENABLE;
|
108 | 16b29ae1 | aliguori | } |
109 | 16b29ae1 | aliguori | |
110 | 16b29ae1 | aliguori | static uint32_t hpet_time_after(uint64_t a, uint64_t b)
|
111 | 16b29ae1 | aliguori | { |
112 | 16b29ae1 | aliguori | return ((int32_t)(b) - (int32_t)(a) < 0); |
113 | 16b29ae1 | aliguori | } |
114 | 16b29ae1 | aliguori | |
115 | 16b29ae1 | aliguori | static uint32_t hpet_time_after64(uint64_t a, uint64_t b)
|
116 | 16b29ae1 | aliguori | { |
117 | 16b29ae1 | aliguori | return ((int64_t)(b) - (int64_t)(a) < 0); |
118 | 16b29ae1 | aliguori | } |
119 | 16b29ae1 | aliguori | |
120 | c50c2d68 | aurel32 | static uint64_t ticks_to_ns(uint64_t value)
|
121 | 16b29ae1 | aliguori | { |
122 | 16b29ae1 | aliguori | return (muldiv64(value, HPET_CLK_PERIOD, FS_PER_NS));
|
123 | 16b29ae1 | aliguori | } |
124 | 16b29ae1 | aliguori | |
125 | c50c2d68 | aurel32 | static uint64_t ns_to_ticks(uint64_t value)
|
126 | 16b29ae1 | aliguori | { |
127 | 16b29ae1 | aliguori | return (muldiv64(value, FS_PER_NS, HPET_CLK_PERIOD));
|
128 | 16b29ae1 | aliguori | } |
129 | 16b29ae1 | aliguori | |
130 | 16b29ae1 | aliguori | static uint64_t hpet_fixup_reg(uint64_t new, uint64_t old, uint64_t mask)
|
131 | 16b29ae1 | aliguori | { |
132 | 16b29ae1 | aliguori | new &= mask; |
133 | 16b29ae1 | aliguori | new |= old & ~mask; |
134 | 16b29ae1 | aliguori | return new;
|
135 | 16b29ae1 | aliguori | } |
136 | 16b29ae1 | aliguori | |
137 | 16b29ae1 | aliguori | static int activating_bit(uint64_t old, uint64_t new, uint64_t mask) |
138 | 16b29ae1 | aliguori | { |
139 | c50c2d68 | aurel32 | return (!(old & mask) && (new & mask));
|
140 | 16b29ae1 | aliguori | } |
141 | 16b29ae1 | aliguori | |
142 | 16b29ae1 | aliguori | static int deactivating_bit(uint64_t old, uint64_t new, uint64_t mask) |
143 | 16b29ae1 | aliguori | { |
144 | c50c2d68 | aurel32 | return ((old & mask) && !(new & mask));
|
145 | 16b29ae1 | aliguori | } |
146 | 16b29ae1 | aliguori | |
147 | b7eaa6c7 | Jan Kiszka | static uint64_t hpet_get_ticks(HPETState *s)
|
148 | 16b29ae1 | aliguori | { |
149 | 74475455 | Paolo Bonzini | return ns_to_ticks(qemu_get_clock_ns(vm_clock) + s->hpet_offset);
|
150 | 16b29ae1 | aliguori | } |
151 | 16b29ae1 | aliguori | |
152 | c50c2d68 | aurel32 | /*
|
153 | c50c2d68 | aurel32 | * calculate diff between comparator value and current ticks
|
154 | 16b29ae1 | aliguori | */
|
155 | 16b29ae1 | aliguori | static inline uint64_t hpet_calculate_diff(HPETTimer *t, uint64_t current) |
156 | 16b29ae1 | aliguori | { |
157 | c50c2d68 | aurel32 | |
158 | 16b29ae1 | aliguori | if (t->config & HPET_TN_32BIT) {
|
159 | 16b29ae1 | aliguori | uint32_t diff, cmp; |
160 | 27bb0b2d | Jan Kiszka | |
161 | 16b29ae1 | aliguori | cmp = (uint32_t)t->cmp; |
162 | 16b29ae1 | aliguori | diff = cmp - (uint32_t)current; |
163 | 4f61927a | Max Filippov | diff = (int32_t)diff > 0 ? diff : (uint32_t)1; |
164 | 16b29ae1 | aliguori | return (uint64_t)diff;
|
165 | 16b29ae1 | aliguori | } else {
|
166 | 16b29ae1 | aliguori | uint64_t diff, cmp; |
167 | 27bb0b2d | Jan Kiszka | |
168 | 16b29ae1 | aliguori | cmp = t->cmp; |
169 | 16b29ae1 | aliguori | diff = cmp - current; |
170 | 4f61927a | Max Filippov | diff = (int64_t)diff > 0 ? diff : (uint64_t)1; |
171 | 16b29ae1 | aliguori | return diff;
|
172 | 16b29ae1 | aliguori | } |
173 | 16b29ae1 | aliguori | } |
174 | 16b29ae1 | aliguori | |
175 | 22a9fe38 | Jan Kiszka | static void update_irq(struct HPETTimer *timer, int set) |
176 | 16b29ae1 | aliguori | { |
177 | 22a9fe38 | Jan Kiszka | uint64_t mask; |
178 | 22a9fe38 | Jan Kiszka | HPETState *s; |
179 | 16b29ae1 | aliguori | int route;
|
180 | 16b29ae1 | aliguori | |
181 | 7d932dfd | Jan Kiszka | if (timer->tn <= 1 && hpet_in_legacy_mode(timer->state)) { |
182 | 16b29ae1 | aliguori | /* if LegacyReplacementRoute bit is set, HPET specification requires
|
183 | 16b29ae1 | aliguori | * timer0 be routed to IRQ0 in NON-APIC or IRQ2 in the I/O APIC,
|
184 | c50c2d68 | aurel32 | * timer1 be routed to IRQ8 in NON-APIC or IRQ8 in the I/O APIC.
|
185 | 16b29ae1 | aliguori | */
|
186 | 7d932dfd | Jan Kiszka | route = (timer->tn == 0) ? 0 : RTC_ISA_IRQ; |
187 | 16b29ae1 | aliguori | } else {
|
188 | 27bb0b2d | Jan Kiszka | route = timer_int_route(timer); |
189 | 16b29ae1 | aliguori | } |
190 | 22a9fe38 | Jan Kiszka | s = timer->state; |
191 | 22a9fe38 | Jan Kiszka | mask = 1 << timer->tn;
|
192 | 22a9fe38 | Jan Kiszka | if (!set || !timer_enabled(timer) || !hpet_enabled(timer->state)) {
|
193 | 22a9fe38 | Jan Kiszka | s->isr &= ~mask; |
194 | 8caa0065 | Jan Kiszka | if (!timer_fsb_route(timer)) {
|
195 | 8caa0065 | Jan Kiszka | qemu_irq_lower(s->irqs[route]); |
196 | 8caa0065 | Jan Kiszka | } |
197 | 8caa0065 | Jan Kiszka | } else if (timer_fsb_route(timer)) { |
198 | 8517263f | Alexander Graf | stl_le_phys(timer->fsb >> 32, timer->fsb & 0xffffffff); |
199 | 22a9fe38 | Jan Kiszka | } else if (timer->config & HPET_TN_TYPE_LEVEL) { |
200 | 22a9fe38 | Jan Kiszka | s->isr |= mask; |
201 | 22a9fe38 | Jan Kiszka | qemu_irq_raise(s->irqs[route]); |
202 | 22a9fe38 | Jan Kiszka | } else {
|
203 | 22a9fe38 | Jan Kiszka | s->isr &= ~mask; |
204 | 22a9fe38 | Jan Kiszka | qemu_irq_pulse(s->irqs[route]); |
205 | 16b29ae1 | aliguori | } |
206 | 16b29ae1 | aliguori | } |
207 | 16b29ae1 | aliguori | |
208 | d4bfa4d7 | Juan Quintela | static void hpet_pre_save(void *opaque) |
209 | 16b29ae1 | aliguori | { |
210 | d4bfa4d7 | Juan Quintela | HPETState *s = opaque; |
211 | 27bb0b2d | Jan Kiszka | |
212 | 16b29ae1 | aliguori | /* save current counter value */
|
213 | b7eaa6c7 | Jan Kiszka | s->hpet_counter = hpet_get_ticks(s); |
214 | 16b29ae1 | aliguori | } |
215 | 16b29ae1 | aliguori | |
216 | be4b44c5 | Jan Kiszka | static int hpet_pre_load(void *opaque) |
217 | be4b44c5 | Jan Kiszka | { |
218 | be4b44c5 | Jan Kiszka | HPETState *s = opaque; |
219 | be4b44c5 | Jan Kiszka | |
220 | be4b44c5 | Jan Kiszka | /* version 1 only supports 3, later versions will load the actual value */
|
221 | be4b44c5 | Jan Kiszka | s->num_timers = HPET_MIN_TIMERS; |
222 | be4b44c5 | Jan Kiszka | return 0; |
223 | be4b44c5 | Jan Kiszka | } |
224 | be4b44c5 | Jan Kiszka | |
225 | e59fb374 | Juan Quintela | static int hpet_post_load(void *opaque, int version_id) |
226 | 16b29ae1 | aliguori | { |
227 | 16b29ae1 | aliguori | HPETState *s = opaque; |
228 | c50c2d68 | aurel32 | |
229 | 16b29ae1 | aliguori | /* Recalculate the offset between the main counter and guest time */
|
230 | 74475455 | Paolo Bonzini | s->hpet_offset = ticks_to_ns(s->hpet_counter) - qemu_get_clock_ns(vm_clock); |
231 | be4b44c5 | Jan Kiszka | |
232 | be4b44c5 | Jan Kiszka | /* Push number of timers into capability returned via HPET_ID */
|
233 | be4b44c5 | Jan Kiszka | s->capability &= ~HPET_ID_NUM_TIM_MASK; |
234 | be4b44c5 | Jan Kiszka | s->capability |= (s->num_timers - 1) << HPET_ID_NUM_TIM_SHIFT;
|
235 | 40ac17cd | Gleb Natapov | hpet_cfg.hpet[s->hpet_id].event_timer_block_id = (uint32_t)s->capability; |
236 | 8caa0065 | Jan Kiszka | |
237 | 8caa0065 | Jan Kiszka | /* Derive HPET_MSI_SUPPORT from the capability of the first timer. */
|
238 | 8caa0065 | Jan Kiszka | s->flags &= ~(1 << HPET_MSI_SUPPORT);
|
239 | 8caa0065 | Jan Kiszka | if (s->timer[0].config & HPET_TN_FSB_CAP) { |
240 | 8caa0065 | Jan Kiszka | s->flags |= 1 << HPET_MSI_SUPPORT;
|
241 | 8caa0065 | Jan Kiszka | } |
242 | 16b29ae1 | aliguori | return 0; |
243 | 16b29ae1 | aliguori | } |
244 | 16b29ae1 | aliguori | |
245 | 5904ae4e | Jan Kiszka | static bool hpet_rtc_irq_level_needed(void *opaque) |
246 | 5904ae4e | Jan Kiszka | { |
247 | 5904ae4e | Jan Kiszka | HPETState *s = opaque; |
248 | 5904ae4e | Jan Kiszka | |
249 | 5904ae4e | Jan Kiszka | return s->rtc_irq_level != 0; |
250 | 5904ae4e | Jan Kiszka | } |
251 | 5904ae4e | Jan Kiszka | |
252 | 5904ae4e | Jan Kiszka | static const VMStateDescription vmstate_hpet_rtc_irq_level = { |
253 | 5904ae4e | Jan Kiszka | .name = "hpet/rtc_irq_level",
|
254 | 5904ae4e | Jan Kiszka | .version_id = 1,
|
255 | 5904ae4e | Jan Kiszka | .minimum_version_id = 1,
|
256 | 5904ae4e | Jan Kiszka | .minimum_version_id_old = 1,
|
257 | 5904ae4e | Jan Kiszka | .fields = (VMStateField[]) { |
258 | 5904ae4e | Jan Kiszka | VMSTATE_UINT8(rtc_irq_level, HPETState), |
259 | 5904ae4e | Jan Kiszka | VMSTATE_END_OF_LIST() |
260 | 5904ae4e | Jan Kiszka | } |
261 | 5904ae4e | Jan Kiszka | }; |
262 | 5904ae4e | Jan Kiszka | |
263 | e6cb4d45 | Juan Quintela | static const VMStateDescription vmstate_hpet_timer = { |
264 | e6cb4d45 | Juan Quintela | .name = "hpet_timer",
|
265 | e6cb4d45 | Juan Quintela | .version_id = 1,
|
266 | e6cb4d45 | Juan Quintela | .minimum_version_id = 1,
|
267 | e6cb4d45 | Juan Quintela | .minimum_version_id_old = 1,
|
268 | e6cb4d45 | Juan Quintela | .fields = (VMStateField []) { |
269 | e6cb4d45 | Juan Quintela | VMSTATE_UINT8(tn, HPETTimer), |
270 | e6cb4d45 | Juan Quintela | VMSTATE_UINT64(config, HPETTimer), |
271 | e6cb4d45 | Juan Quintela | VMSTATE_UINT64(cmp, HPETTimer), |
272 | e6cb4d45 | Juan Quintela | VMSTATE_UINT64(fsb, HPETTimer), |
273 | e6cb4d45 | Juan Quintela | VMSTATE_UINT64(period, HPETTimer), |
274 | e6cb4d45 | Juan Quintela | VMSTATE_UINT8(wrap_flag, HPETTimer), |
275 | e6cb4d45 | Juan Quintela | VMSTATE_TIMER(qemu_timer, HPETTimer), |
276 | e6cb4d45 | Juan Quintela | VMSTATE_END_OF_LIST() |
277 | e6cb4d45 | Juan Quintela | } |
278 | e6cb4d45 | Juan Quintela | }; |
279 | e6cb4d45 | Juan Quintela | |
280 | e6cb4d45 | Juan Quintela | static const VMStateDescription vmstate_hpet = { |
281 | e6cb4d45 | Juan Quintela | .name = "hpet",
|
282 | be4b44c5 | Jan Kiszka | .version_id = 2,
|
283 | e6cb4d45 | Juan Quintela | .minimum_version_id = 1,
|
284 | e6cb4d45 | Juan Quintela | .minimum_version_id_old = 1,
|
285 | e6cb4d45 | Juan Quintela | .pre_save = hpet_pre_save, |
286 | be4b44c5 | Jan Kiszka | .pre_load = hpet_pre_load, |
287 | e6cb4d45 | Juan Quintela | .post_load = hpet_post_load, |
288 | e6cb4d45 | Juan Quintela | .fields = (VMStateField []) { |
289 | e6cb4d45 | Juan Quintela | VMSTATE_UINT64(config, HPETState), |
290 | e6cb4d45 | Juan Quintela | VMSTATE_UINT64(isr, HPETState), |
291 | e6cb4d45 | Juan Quintela | VMSTATE_UINT64(hpet_counter, HPETState), |
292 | be4b44c5 | Jan Kiszka | VMSTATE_UINT8_V(num_timers, HPETState, 2),
|
293 | be4b44c5 | Jan Kiszka | VMSTATE_STRUCT_VARRAY_UINT8(timer, HPETState, num_timers, 0,
|
294 | be4b44c5 | Jan Kiszka | vmstate_hpet_timer, HPETTimer), |
295 | e6cb4d45 | Juan Quintela | VMSTATE_END_OF_LIST() |
296 | 5904ae4e | Jan Kiszka | }, |
297 | 5904ae4e | Jan Kiszka | .subsections = (VMStateSubsection[]) { |
298 | 5904ae4e | Jan Kiszka | { |
299 | 5904ae4e | Jan Kiszka | .vmsd = &vmstate_hpet_rtc_irq_level, |
300 | 5904ae4e | Jan Kiszka | .needed = hpet_rtc_irq_level_needed, |
301 | 5904ae4e | Jan Kiszka | }, { |
302 | 5904ae4e | Jan Kiszka | /* empty */
|
303 | 5904ae4e | Jan Kiszka | } |
304 | e6cb4d45 | Juan Quintela | } |
305 | e6cb4d45 | Juan Quintela | }; |
306 | e6cb4d45 | Juan Quintela | |
307 | c50c2d68 | aurel32 | /*
|
308 | 16b29ae1 | aliguori | * timer expiration callback
|
309 | 16b29ae1 | aliguori | */
|
310 | 16b29ae1 | aliguori | static void hpet_timer(void *opaque) |
311 | 16b29ae1 | aliguori | { |
312 | 27bb0b2d | Jan Kiszka | HPETTimer *t = opaque; |
313 | 16b29ae1 | aliguori | uint64_t diff; |
314 | 16b29ae1 | aliguori | |
315 | 16b29ae1 | aliguori | uint64_t period = t->period; |
316 | b7eaa6c7 | Jan Kiszka | uint64_t cur_tick = hpet_get_ticks(t->state); |
317 | 16b29ae1 | aliguori | |
318 | 16b29ae1 | aliguori | if (timer_is_periodic(t) && period != 0) { |
319 | 16b29ae1 | aliguori | if (t->config & HPET_TN_32BIT) {
|
320 | 27bb0b2d | Jan Kiszka | while (hpet_time_after(cur_tick, t->cmp)) {
|
321 | 16b29ae1 | aliguori | t->cmp = (uint32_t)(t->cmp + t->period); |
322 | 27bb0b2d | Jan Kiszka | } |
323 | 27bb0b2d | Jan Kiszka | } else {
|
324 | 27bb0b2d | Jan Kiszka | while (hpet_time_after64(cur_tick, t->cmp)) {
|
325 | 16b29ae1 | aliguori | t->cmp += period; |
326 | 27bb0b2d | Jan Kiszka | } |
327 | 27bb0b2d | Jan Kiszka | } |
328 | 16b29ae1 | aliguori | diff = hpet_calculate_diff(t, cur_tick); |
329 | 27bb0b2d | Jan Kiszka | qemu_mod_timer(t->qemu_timer, |
330 | 74475455 | Paolo Bonzini | qemu_get_clock_ns(vm_clock) + (int64_t)ticks_to_ns(diff)); |
331 | 16b29ae1 | aliguori | } else if (t->config & HPET_TN_32BIT && !timer_is_periodic(t)) { |
332 | 16b29ae1 | aliguori | if (t->wrap_flag) {
|
333 | 16b29ae1 | aliguori | diff = hpet_calculate_diff(t, cur_tick); |
334 | 74475455 | Paolo Bonzini | qemu_mod_timer(t->qemu_timer, qemu_get_clock_ns(vm_clock) + |
335 | 27bb0b2d | Jan Kiszka | (int64_t)ticks_to_ns(diff)); |
336 | 16b29ae1 | aliguori | t->wrap_flag = 0;
|
337 | 16b29ae1 | aliguori | } |
338 | 16b29ae1 | aliguori | } |
339 | 22a9fe38 | Jan Kiszka | update_irq(t, 1);
|
340 | 16b29ae1 | aliguori | } |
341 | 16b29ae1 | aliguori | |
342 | 16b29ae1 | aliguori | static void hpet_set_timer(HPETTimer *t) |
343 | 16b29ae1 | aliguori | { |
344 | 16b29ae1 | aliguori | uint64_t diff; |
345 | 16b29ae1 | aliguori | uint32_t wrap_diff; /* how many ticks until we wrap? */
|
346 | b7eaa6c7 | Jan Kiszka | uint64_t cur_tick = hpet_get_ticks(t->state); |
347 | c50c2d68 | aurel32 | |
348 | 16b29ae1 | aliguori | /* whenever new timer is being set up, make sure wrap_flag is 0 */
|
349 | 16b29ae1 | aliguori | t->wrap_flag = 0;
|
350 | 16b29ae1 | aliguori | diff = hpet_calculate_diff(t, cur_tick); |
351 | 16b29ae1 | aliguori | |
352 | c50c2d68 | aurel32 | /* hpet spec says in one-shot 32-bit mode, generate an interrupt when
|
353 | 16b29ae1 | aliguori | * counter wraps in addition to an interrupt with comparator match.
|
354 | c50c2d68 | aurel32 | */
|
355 | 16b29ae1 | aliguori | if (t->config & HPET_TN_32BIT && !timer_is_periodic(t)) {
|
356 | 16b29ae1 | aliguori | wrap_diff = 0xffffffff - (uint32_t)cur_tick;
|
357 | 16b29ae1 | aliguori | if (wrap_diff < (uint32_t)diff) {
|
358 | 16b29ae1 | aliguori | diff = wrap_diff; |
359 | c50c2d68 | aurel32 | t->wrap_flag = 1;
|
360 | 16b29ae1 | aliguori | } |
361 | 16b29ae1 | aliguori | } |
362 | 27bb0b2d | Jan Kiszka | qemu_mod_timer(t->qemu_timer, |
363 | 74475455 | Paolo Bonzini | qemu_get_clock_ns(vm_clock) + (int64_t)ticks_to_ns(diff)); |
364 | 16b29ae1 | aliguori | } |
365 | 16b29ae1 | aliguori | |
366 | 16b29ae1 | aliguori | static void hpet_del_timer(HPETTimer *t) |
367 | 16b29ae1 | aliguori | { |
368 | 16b29ae1 | aliguori | qemu_del_timer(t->qemu_timer); |
369 | 22a9fe38 | Jan Kiszka | update_irq(t, 0);
|
370 | 16b29ae1 | aliguori | } |
371 | 16b29ae1 | aliguori | |
372 | 16b29ae1 | aliguori | #ifdef HPET_DEBUG
|
373 | a8170e5e | Avi Kivity | static uint32_t hpet_ram_readb(void *opaque, hwaddr addr) |
374 | 16b29ae1 | aliguori | { |
375 | 16b29ae1 | aliguori | printf("qemu: hpet_read b at %" PRIx64 "\n", addr); |
376 | 16b29ae1 | aliguori | return 0; |
377 | 16b29ae1 | aliguori | } |
378 | 16b29ae1 | aliguori | |
379 | a8170e5e | Avi Kivity | static uint32_t hpet_ram_readw(void *opaque, hwaddr addr) |
380 | 16b29ae1 | aliguori | { |
381 | 16b29ae1 | aliguori | printf("qemu: hpet_read w at %" PRIx64 "\n", addr); |
382 | 16b29ae1 | aliguori | return 0; |
383 | 16b29ae1 | aliguori | } |
384 | 16b29ae1 | aliguori | #endif
|
385 | 16b29ae1 | aliguori | |
386 | a8170e5e | Avi Kivity | static uint64_t hpet_ram_read(void *opaque, hwaddr addr, |
387 | e977aa37 | Avi Kivity | unsigned size)
|
388 | 16b29ae1 | aliguori | { |
389 | 27bb0b2d | Jan Kiszka | HPETState *s = opaque; |
390 | 16b29ae1 | aliguori | uint64_t cur_tick, index; |
391 | 16b29ae1 | aliguori | |
392 | d0f2c4c6 | malc | DPRINTF("qemu: Enter hpet_ram_readl at %" PRIx64 "\n", addr); |
393 | 16b29ae1 | aliguori | index = addr; |
394 | 16b29ae1 | aliguori | /*address range of all TN regs*/
|
395 | 16b29ae1 | aliguori | if (index >= 0x100 && index <= 0x3ff) { |
396 | 16b29ae1 | aliguori | uint8_t timer_id = (addr - 0x100) / 0x20; |
397 | 27bb0b2d | Jan Kiszka | HPETTimer *timer = &s->timer[timer_id]; |
398 | 27bb0b2d | Jan Kiszka | |
399 | be4b44c5 | Jan Kiszka | if (timer_id > s->num_timers) {
|
400 | 6982d664 | Jan Kiszka | DPRINTF("qemu: timer id out of range\n");
|
401 | 16b29ae1 | aliguori | return 0; |
402 | 16b29ae1 | aliguori | } |
403 | 16b29ae1 | aliguori | |
404 | 16b29ae1 | aliguori | switch ((addr - 0x100) % 0x20) { |
405 | 27bb0b2d | Jan Kiszka | case HPET_TN_CFG:
|
406 | 27bb0b2d | Jan Kiszka | return timer->config;
|
407 | 27bb0b2d | Jan Kiszka | case HPET_TN_CFG + 4: // Interrupt capabilities |
408 | 27bb0b2d | Jan Kiszka | return timer->config >> 32; |
409 | 27bb0b2d | Jan Kiszka | case HPET_TN_CMP: // comparator register |
410 | 27bb0b2d | Jan Kiszka | return timer->cmp;
|
411 | 27bb0b2d | Jan Kiszka | case HPET_TN_CMP + 4: |
412 | 27bb0b2d | Jan Kiszka | return timer->cmp >> 32; |
413 | 27bb0b2d | Jan Kiszka | case HPET_TN_ROUTE:
|
414 | 8caa0065 | Jan Kiszka | return timer->fsb;
|
415 | 8caa0065 | Jan Kiszka | case HPET_TN_ROUTE + 4: |
416 | 27bb0b2d | Jan Kiszka | return timer->fsb >> 32; |
417 | 27bb0b2d | Jan Kiszka | default:
|
418 | 27bb0b2d | Jan Kiszka | DPRINTF("qemu: invalid hpet_ram_readl\n");
|
419 | 27bb0b2d | Jan Kiszka | break;
|
420 | 16b29ae1 | aliguori | } |
421 | 16b29ae1 | aliguori | } else {
|
422 | 16b29ae1 | aliguori | switch (index) {
|
423 | 27bb0b2d | Jan Kiszka | case HPET_ID:
|
424 | 27bb0b2d | Jan Kiszka | return s->capability;
|
425 | 27bb0b2d | Jan Kiszka | case HPET_PERIOD:
|
426 | 27bb0b2d | Jan Kiszka | return s->capability >> 32; |
427 | 27bb0b2d | Jan Kiszka | case HPET_CFG:
|
428 | 27bb0b2d | Jan Kiszka | return s->config;
|
429 | 27bb0b2d | Jan Kiszka | case HPET_CFG + 4: |
430 | b2bedb21 | Stefan Weil | DPRINTF("qemu: invalid HPET_CFG + 4 hpet_ram_readl\n");
|
431 | 27bb0b2d | Jan Kiszka | return 0; |
432 | 27bb0b2d | Jan Kiszka | case HPET_COUNTER:
|
433 | b7eaa6c7 | Jan Kiszka | if (hpet_enabled(s)) {
|
434 | b7eaa6c7 | Jan Kiszka | cur_tick = hpet_get_ticks(s); |
435 | 27bb0b2d | Jan Kiszka | } else {
|
436 | 27bb0b2d | Jan Kiszka | cur_tick = s->hpet_counter; |
437 | 27bb0b2d | Jan Kiszka | } |
438 | 27bb0b2d | Jan Kiszka | DPRINTF("qemu: reading counter = %" PRIx64 "\n", cur_tick); |
439 | 27bb0b2d | Jan Kiszka | return cur_tick;
|
440 | 27bb0b2d | Jan Kiszka | case HPET_COUNTER + 4: |
441 | b7eaa6c7 | Jan Kiszka | if (hpet_enabled(s)) {
|
442 | b7eaa6c7 | Jan Kiszka | cur_tick = hpet_get_ticks(s); |
443 | 27bb0b2d | Jan Kiszka | } else {
|
444 | 27bb0b2d | Jan Kiszka | cur_tick = s->hpet_counter; |
445 | 27bb0b2d | Jan Kiszka | } |
446 | 27bb0b2d | Jan Kiszka | DPRINTF("qemu: reading counter + 4 = %" PRIx64 "\n", cur_tick); |
447 | 27bb0b2d | Jan Kiszka | return cur_tick >> 32; |
448 | 27bb0b2d | Jan Kiszka | case HPET_STATUS:
|
449 | 27bb0b2d | Jan Kiszka | return s->isr;
|
450 | 27bb0b2d | Jan Kiszka | default:
|
451 | 27bb0b2d | Jan Kiszka | DPRINTF("qemu: invalid hpet_ram_readl\n");
|
452 | 27bb0b2d | Jan Kiszka | break;
|
453 | 16b29ae1 | aliguori | } |
454 | 16b29ae1 | aliguori | } |
455 | 16b29ae1 | aliguori | return 0; |
456 | 16b29ae1 | aliguori | } |
457 | 16b29ae1 | aliguori | |
458 | a8170e5e | Avi Kivity | static void hpet_ram_write(void *opaque, hwaddr addr, |
459 | e977aa37 | Avi Kivity | uint64_t value, unsigned size)
|
460 | 16b29ae1 | aliguori | { |
461 | 16b29ae1 | aliguori | int i;
|
462 | 27bb0b2d | Jan Kiszka | HPETState *s = opaque; |
463 | ce536cfd | Beth Kon | uint64_t old_val, new_val, val, index; |
464 | 16b29ae1 | aliguori | |
465 | d0f2c4c6 | malc | DPRINTF("qemu: Enter hpet_ram_writel at %" PRIx64 " = %#x\n", addr, value); |
466 | 16b29ae1 | aliguori | index = addr; |
467 | e977aa37 | Avi Kivity | old_val = hpet_ram_read(opaque, addr, 4);
|
468 | 16b29ae1 | aliguori | new_val = value; |
469 | 16b29ae1 | aliguori | |
470 | 16b29ae1 | aliguori | /*address range of all TN regs*/
|
471 | 16b29ae1 | aliguori | if (index >= 0x100 && index <= 0x3ff) { |
472 | 16b29ae1 | aliguori | uint8_t timer_id = (addr - 0x100) / 0x20; |
473 | 16b29ae1 | aliguori | HPETTimer *timer = &s->timer[timer_id]; |
474 | c50c2d68 | aurel32 | |
475 | b2bedb21 | Stefan Weil | DPRINTF("qemu: hpet_ram_writel timer_id = %#x\n", timer_id);
|
476 | be4b44c5 | Jan Kiszka | if (timer_id > s->num_timers) {
|
477 | 6982d664 | Jan Kiszka | DPRINTF("qemu: timer id out of range\n");
|
478 | 6982d664 | Jan Kiszka | return;
|
479 | 6982d664 | Jan Kiszka | } |
480 | 16b29ae1 | aliguori | switch ((addr - 0x100) % 0x20) { |
481 | 27bb0b2d | Jan Kiszka | case HPET_TN_CFG:
|
482 | 27bb0b2d | Jan Kiszka | DPRINTF("qemu: hpet_ram_writel HPET_TN_CFG\n");
|
483 | 8caa0065 | Jan Kiszka | if (activating_bit(old_val, new_val, HPET_TN_FSB_ENABLE)) {
|
484 | 8caa0065 | Jan Kiszka | update_irq(timer, 0);
|
485 | 8caa0065 | Jan Kiszka | } |
486 | 27bb0b2d | Jan Kiszka | val = hpet_fixup_reg(new_val, old_val, HPET_TN_CFG_WRITE_MASK); |
487 | 27bb0b2d | Jan Kiszka | timer->config = (timer->config & 0xffffffff00000000ULL) | val;
|
488 | 27bb0b2d | Jan Kiszka | if (new_val & HPET_TN_32BIT) {
|
489 | 27bb0b2d | Jan Kiszka | timer->cmp = (uint32_t)timer->cmp; |
490 | 27bb0b2d | Jan Kiszka | timer->period = (uint32_t)timer->period; |
491 | 27bb0b2d | Jan Kiszka | } |
492 | 9cec89e8 | Jan Kiszka | if (activating_bit(old_val, new_val, HPET_TN_ENABLE)) {
|
493 | 9cec89e8 | Jan Kiszka | hpet_set_timer(timer); |
494 | 9cec89e8 | Jan Kiszka | } else if (deactivating_bit(old_val, new_val, HPET_TN_ENABLE)) { |
495 | 9cec89e8 | Jan Kiszka | hpet_del_timer(timer); |
496 | 9cec89e8 | Jan Kiszka | } |
497 | 27bb0b2d | Jan Kiszka | break;
|
498 | 27bb0b2d | Jan Kiszka | case HPET_TN_CFG + 4: // Interrupt capabilities |
499 | 27bb0b2d | Jan Kiszka | DPRINTF("qemu: invalid HPET_TN_CFG+4 write\n");
|
500 | 27bb0b2d | Jan Kiszka | break;
|
501 | 27bb0b2d | Jan Kiszka | case HPET_TN_CMP: // comparator register |
502 | b2bedb21 | Stefan Weil | DPRINTF("qemu: hpet_ram_writel HPET_TN_CMP\n");
|
503 | 27bb0b2d | Jan Kiszka | if (timer->config & HPET_TN_32BIT) {
|
504 | 27bb0b2d | Jan Kiszka | new_val = (uint32_t)new_val; |
505 | 27bb0b2d | Jan Kiszka | } |
506 | 27bb0b2d | Jan Kiszka | if (!timer_is_periodic(timer)
|
507 | 27bb0b2d | Jan Kiszka | || (timer->config & HPET_TN_SETVAL)) { |
508 | 27bb0b2d | Jan Kiszka | timer->cmp = (timer->cmp & 0xffffffff00000000ULL) | new_val;
|
509 | 27bb0b2d | Jan Kiszka | } |
510 | 27bb0b2d | Jan Kiszka | if (timer_is_periodic(timer)) {
|
511 | 27bb0b2d | Jan Kiszka | /*
|
512 | 27bb0b2d | Jan Kiszka | * FIXME: Clamp period to reasonable min value?
|
513 | 27bb0b2d | Jan Kiszka | * Clamp period to reasonable max value
|
514 | 27bb0b2d | Jan Kiszka | */
|
515 | 27bb0b2d | Jan Kiszka | new_val &= (timer->config & HPET_TN_32BIT ? ~0u : ~0ull) >> 1; |
516 | 27bb0b2d | Jan Kiszka | timer->period = |
517 | 27bb0b2d | Jan Kiszka | (timer->period & 0xffffffff00000000ULL) | new_val;
|
518 | 27bb0b2d | Jan Kiszka | } |
519 | 27bb0b2d | Jan Kiszka | timer->config &= ~HPET_TN_SETVAL; |
520 | b7eaa6c7 | Jan Kiszka | if (hpet_enabled(s)) {
|
521 | 27bb0b2d | Jan Kiszka | hpet_set_timer(timer); |
522 | 27bb0b2d | Jan Kiszka | } |
523 | 27bb0b2d | Jan Kiszka | break;
|
524 | 27bb0b2d | Jan Kiszka | case HPET_TN_CMP + 4: // comparator register high order |
525 | 27bb0b2d | Jan Kiszka | DPRINTF("qemu: hpet_ram_writel HPET_TN_CMP + 4\n");
|
526 | 27bb0b2d | Jan Kiszka | if (!timer_is_periodic(timer)
|
527 | 27bb0b2d | Jan Kiszka | || (timer->config & HPET_TN_SETVAL)) { |
528 | 27bb0b2d | Jan Kiszka | timer->cmp = (timer->cmp & 0xffffffffULL) | new_val << 32; |
529 | 27bb0b2d | Jan Kiszka | } else {
|
530 | 27bb0b2d | Jan Kiszka | /*
|
531 | 27bb0b2d | Jan Kiszka | * FIXME: Clamp period to reasonable min value?
|
532 | 27bb0b2d | Jan Kiszka | * Clamp period to reasonable max value
|
533 | 27bb0b2d | Jan Kiszka | */
|
534 | 27bb0b2d | Jan Kiszka | new_val &= (timer->config & HPET_TN_32BIT ? ~0u : ~0ull) >> 1; |
535 | 27bb0b2d | Jan Kiszka | timer->period = |
536 | 27bb0b2d | Jan Kiszka | (timer->period & 0xffffffffULL) | new_val << 32; |
537 | 16b29ae1 | aliguori | } |
538 | 16b29ae1 | aliguori | timer->config &= ~HPET_TN_SETVAL; |
539 | b7eaa6c7 | Jan Kiszka | if (hpet_enabled(s)) {
|
540 | 16b29ae1 | aliguori | hpet_set_timer(timer); |
541 | 16b29ae1 | aliguori | } |
542 | 16b29ae1 | aliguori | break;
|
543 | 8caa0065 | Jan Kiszka | case HPET_TN_ROUTE:
|
544 | 8caa0065 | Jan Kiszka | timer->fsb = (timer->fsb & 0xffffffff00000000ULL) | new_val;
|
545 | 8caa0065 | Jan Kiszka | break;
|
546 | 27bb0b2d | Jan Kiszka | case HPET_TN_ROUTE + 4: |
547 | 8caa0065 | Jan Kiszka | timer->fsb = (new_val << 32) | (timer->fsb & 0xffffffff); |
548 | 27bb0b2d | Jan Kiszka | break;
|
549 | 27bb0b2d | Jan Kiszka | default:
|
550 | 27bb0b2d | Jan Kiszka | DPRINTF("qemu: invalid hpet_ram_writel\n");
|
551 | 27bb0b2d | Jan Kiszka | break;
|
552 | 16b29ae1 | aliguori | } |
553 | 16b29ae1 | aliguori | return;
|
554 | 16b29ae1 | aliguori | } else {
|
555 | 16b29ae1 | aliguori | switch (index) {
|
556 | 27bb0b2d | Jan Kiszka | case HPET_ID:
|
557 | 27bb0b2d | Jan Kiszka | return;
|
558 | 27bb0b2d | Jan Kiszka | case HPET_CFG:
|
559 | 27bb0b2d | Jan Kiszka | val = hpet_fixup_reg(new_val, old_val, HPET_CFG_WRITE_MASK); |
560 | 27bb0b2d | Jan Kiszka | s->config = (s->config & 0xffffffff00000000ULL) | val;
|
561 | 27bb0b2d | Jan Kiszka | if (activating_bit(old_val, new_val, HPET_CFG_ENABLE)) {
|
562 | 27bb0b2d | Jan Kiszka | /* Enable main counter and interrupt generation. */
|
563 | 27bb0b2d | Jan Kiszka | s->hpet_offset = |
564 | 74475455 | Paolo Bonzini | ticks_to_ns(s->hpet_counter) - qemu_get_clock_ns(vm_clock); |
565 | be4b44c5 | Jan Kiszka | for (i = 0; i < s->num_timers; i++) { |
566 | 27bb0b2d | Jan Kiszka | if ((&s->timer[i])->cmp != ~0ULL) { |
567 | 27bb0b2d | Jan Kiszka | hpet_set_timer(&s->timer[i]); |
568 | 27bb0b2d | Jan Kiszka | } |
569 | 16b29ae1 | aliguori | } |
570 | 27bb0b2d | Jan Kiszka | } else if (deactivating_bit(old_val, new_val, HPET_CFG_ENABLE)) { |
571 | 27bb0b2d | Jan Kiszka | /* Halt main counter and disable interrupt generation. */
|
572 | b7eaa6c7 | Jan Kiszka | s->hpet_counter = hpet_get_ticks(s); |
573 | be4b44c5 | Jan Kiszka | for (i = 0; i < s->num_timers; i++) { |
574 | 27bb0b2d | Jan Kiszka | hpet_del_timer(&s->timer[i]); |
575 | 16b29ae1 | aliguori | } |
576 | 27bb0b2d | Jan Kiszka | } |
577 | ce967e2f | Jan Kiszka | /* i8254 and RTC output pins are disabled
|
578 | ce967e2f | Jan Kiszka | * when HPET is in legacy mode */
|
579 | 27bb0b2d | Jan Kiszka | if (activating_bit(old_val, new_val, HPET_CFG_LEGACY)) {
|
580 | ce967e2f | Jan Kiszka | qemu_set_irq(s->pit_enabled, 0);
|
581 | ce967e2f | Jan Kiszka | qemu_irq_lower(s->irqs[0]);
|
582 | 7d932dfd | Jan Kiszka | qemu_irq_lower(s->irqs[RTC_ISA_IRQ]); |
583 | 27bb0b2d | Jan Kiszka | } else if (deactivating_bit(old_val, new_val, HPET_CFG_LEGACY)) { |
584 | ce967e2f | Jan Kiszka | qemu_irq_lower(s->irqs[0]);
|
585 | ce967e2f | Jan Kiszka | qemu_set_irq(s->pit_enabled, 1);
|
586 | 7d932dfd | Jan Kiszka | qemu_set_irq(s->irqs[RTC_ISA_IRQ], s->rtc_irq_level); |
587 | 27bb0b2d | Jan Kiszka | } |
588 | 27bb0b2d | Jan Kiszka | break;
|
589 | 27bb0b2d | Jan Kiszka | case HPET_CFG + 4: |
590 | b2bedb21 | Stefan Weil | DPRINTF("qemu: invalid HPET_CFG+4 write\n");
|
591 | 27bb0b2d | Jan Kiszka | break;
|
592 | 27bb0b2d | Jan Kiszka | case HPET_STATUS:
|
593 | 22a9fe38 | Jan Kiszka | val = new_val & s->isr; |
594 | be4b44c5 | Jan Kiszka | for (i = 0; i < s->num_timers; i++) { |
595 | 22a9fe38 | Jan Kiszka | if (val & (1 << i)) { |
596 | 22a9fe38 | Jan Kiszka | update_irq(&s->timer[i], 0);
|
597 | 22a9fe38 | Jan Kiszka | } |
598 | 22a9fe38 | Jan Kiszka | } |
599 | 27bb0b2d | Jan Kiszka | break;
|
600 | 27bb0b2d | Jan Kiszka | case HPET_COUNTER:
|
601 | b7eaa6c7 | Jan Kiszka | if (hpet_enabled(s)) {
|
602 | ad0a6551 | Jan Kiszka | DPRINTF("qemu: Writing counter while HPET enabled!\n");
|
603 | 27bb0b2d | Jan Kiszka | } |
604 | 27bb0b2d | Jan Kiszka | s->hpet_counter = |
605 | 27bb0b2d | Jan Kiszka | (s->hpet_counter & 0xffffffff00000000ULL) | value;
|
606 | 27bb0b2d | Jan Kiszka | DPRINTF("qemu: HPET counter written. ctr = %#x -> %" PRIx64 "\n", |
607 | 27bb0b2d | Jan Kiszka | value, s->hpet_counter); |
608 | 27bb0b2d | Jan Kiszka | break;
|
609 | 27bb0b2d | Jan Kiszka | case HPET_COUNTER + 4: |
610 | b7eaa6c7 | Jan Kiszka | if (hpet_enabled(s)) {
|
611 | ad0a6551 | Jan Kiszka | DPRINTF("qemu: Writing counter while HPET enabled!\n");
|
612 | 27bb0b2d | Jan Kiszka | } |
613 | 27bb0b2d | Jan Kiszka | s->hpet_counter = |
614 | 27bb0b2d | Jan Kiszka | (s->hpet_counter & 0xffffffffULL) | (((uint64_t)value) << 32); |
615 | 27bb0b2d | Jan Kiszka | DPRINTF("qemu: HPET counter + 4 written. ctr = %#x -> %" PRIx64 "\n", |
616 | 27bb0b2d | Jan Kiszka | value, s->hpet_counter); |
617 | 27bb0b2d | Jan Kiszka | break;
|
618 | 27bb0b2d | Jan Kiszka | default:
|
619 | 27bb0b2d | Jan Kiszka | DPRINTF("qemu: invalid hpet_ram_writel\n");
|
620 | 27bb0b2d | Jan Kiszka | break;
|
621 | 16b29ae1 | aliguori | } |
622 | 16b29ae1 | aliguori | } |
623 | 16b29ae1 | aliguori | } |
624 | 16b29ae1 | aliguori | |
625 | e977aa37 | Avi Kivity | static const MemoryRegionOps hpet_ram_ops = { |
626 | e977aa37 | Avi Kivity | .read = hpet_ram_read, |
627 | e977aa37 | Avi Kivity | .write = hpet_ram_write, |
628 | e977aa37 | Avi Kivity | .valid = { |
629 | e977aa37 | Avi Kivity | .min_access_size = 4,
|
630 | e977aa37 | Avi Kivity | .max_access_size = 4,
|
631 | e977aa37 | Avi Kivity | }, |
632 | e977aa37 | Avi Kivity | .endianness = DEVICE_NATIVE_ENDIAN, |
633 | 16b29ae1 | aliguori | }; |
634 | 16b29ae1 | aliguori | |
635 | 822557eb | Jan Kiszka | static void hpet_reset(DeviceState *d) |
636 | 27bb0b2d | Jan Kiszka | { |
637 | 822557eb | Jan Kiszka | HPETState *s = FROM_SYSBUS(HPETState, sysbus_from_qdev(d)); |
638 | 16b29ae1 | aliguori | int i;
|
639 | 16b29ae1 | aliguori | |
640 | be4b44c5 | Jan Kiszka | for (i = 0; i < s->num_timers; i++) { |
641 | 16b29ae1 | aliguori | HPETTimer *timer = &s->timer[i]; |
642 | 27bb0b2d | Jan Kiszka | |
643 | 16b29ae1 | aliguori | hpet_del_timer(timer); |
644 | 16b29ae1 | aliguori | timer->cmp = ~0ULL;
|
645 | 8caa0065 | Jan Kiszka | timer->config = HPET_TN_PERIODIC_CAP | HPET_TN_SIZE_CAP; |
646 | 8caa0065 | Jan Kiszka | if (s->flags & (1 << HPET_MSI_SUPPORT)) { |
647 | 8caa0065 | Jan Kiszka | timer->config |= HPET_TN_FSB_CAP; |
648 | 8caa0065 | Jan Kiszka | } |
649 | ce536cfd | Beth Kon | /* advertise availability of ioapic inti2 */
|
650 | ce536cfd | Beth Kon | timer->config |= 0x00000004ULL << 32; |
651 | 16b29ae1 | aliguori | timer->period = 0ULL;
|
652 | 16b29ae1 | aliguori | timer->wrap_flag = 0;
|
653 | 16b29ae1 | aliguori | } |
654 | 16b29ae1 | aliguori | |
655 | ce967e2f | Jan Kiszka | qemu_set_irq(s->pit_enabled, 1);
|
656 | 16b29ae1 | aliguori | s->hpet_counter = 0ULL;
|
657 | 16b29ae1 | aliguori | s->hpet_offset = 0ULL;
|
658 | 7d93b1fa | Beth Kon | s->config = 0ULL;
|
659 | 40ac17cd | Gleb Natapov | hpet_cfg.hpet[s->hpet_id].event_timer_block_id = (uint32_t)s->capability; |
660 | 40ac17cd | Gleb Natapov | hpet_cfg.hpet[s->hpet_id].address = sysbus_from_qdev(d)->mmio[0].addr;
|
661 | 5904ae4e | Jan Kiszka | |
662 | 5904ae4e | Jan Kiszka | /* to document that the RTC lowers its output on reset as well */
|
663 | 5904ae4e | Jan Kiszka | s->rtc_irq_level = 0;
|
664 | 16b29ae1 | aliguori | } |
665 | 16b29ae1 | aliguori | |
666 | ce967e2f | Jan Kiszka | static void hpet_handle_legacy_irq(void *opaque, int n, int level) |
667 | 7d932dfd | Jan Kiszka | { |
668 | 7d932dfd | Jan Kiszka | HPETState *s = FROM_SYSBUS(HPETState, opaque); |
669 | 7d932dfd | Jan Kiszka | |
670 | ce967e2f | Jan Kiszka | if (n == HPET_LEGACY_PIT_INT) {
|
671 | ce967e2f | Jan Kiszka | if (!hpet_in_legacy_mode(s)) {
|
672 | ce967e2f | Jan Kiszka | qemu_set_irq(s->irqs[0], level);
|
673 | ce967e2f | Jan Kiszka | } |
674 | ce967e2f | Jan Kiszka | } else {
|
675 | ce967e2f | Jan Kiszka | s->rtc_irq_level = level; |
676 | ce967e2f | Jan Kiszka | if (!hpet_in_legacy_mode(s)) {
|
677 | ce967e2f | Jan Kiszka | qemu_set_irq(s->irqs[RTC_ISA_IRQ], level); |
678 | ce967e2f | Jan Kiszka | } |
679 | 7d932dfd | Jan Kiszka | } |
680 | 7d932dfd | Jan Kiszka | } |
681 | 7d932dfd | Jan Kiszka | |
682 | 822557eb | Jan Kiszka | static int hpet_init(SysBusDevice *dev) |
683 | 27bb0b2d | Jan Kiszka | { |
684 | 822557eb | Jan Kiszka | HPETState *s = FROM_SYSBUS(HPETState, dev); |
685 | e977aa37 | Avi Kivity | int i;
|
686 | 27bb0b2d | Jan Kiszka | HPETTimer *timer; |
687 | 16b29ae1 | aliguori | |
688 | d2c5efd8 | Stefan Weil | if (hpet_cfg.count == UINT8_MAX) {
|
689 | d2c5efd8 | Stefan Weil | /* first instance */
|
690 | 40ac17cd | Gleb Natapov | hpet_cfg.count = 0;
|
691 | d2c5efd8 | Stefan Weil | } |
692 | 40ac17cd | Gleb Natapov | |
693 | 40ac17cd | Gleb Natapov | if (hpet_cfg.count == 8) { |
694 | 40ac17cd | Gleb Natapov | fprintf(stderr, "Only 8 instances of HPET is allowed\n");
|
695 | 40ac17cd | Gleb Natapov | return -1; |
696 | 40ac17cd | Gleb Natapov | } |
697 | 40ac17cd | Gleb Natapov | |
698 | 40ac17cd | Gleb Natapov | s->hpet_id = hpet_cfg.count++; |
699 | 40ac17cd | Gleb Natapov | |
700 | 822557eb | Jan Kiszka | for (i = 0; i < HPET_NUM_IRQ_ROUTES; i++) { |
701 | 822557eb | Jan Kiszka | sysbus_init_irq(dev, &s->irqs[i]); |
702 | 822557eb | Jan Kiszka | } |
703 | be4b44c5 | Jan Kiszka | |
704 | be4b44c5 | Jan Kiszka | if (s->num_timers < HPET_MIN_TIMERS) {
|
705 | be4b44c5 | Jan Kiszka | s->num_timers = HPET_MIN_TIMERS; |
706 | be4b44c5 | Jan Kiszka | } else if (s->num_timers > HPET_MAX_TIMERS) { |
707 | be4b44c5 | Jan Kiszka | s->num_timers = HPET_MAX_TIMERS; |
708 | be4b44c5 | Jan Kiszka | } |
709 | be4b44c5 | Jan Kiszka | for (i = 0; i < HPET_MAX_TIMERS; i++) { |
710 | 27bb0b2d | Jan Kiszka | timer = &s->timer[i]; |
711 | 74475455 | Paolo Bonzini | timer->qemu_timer = qemu_new_timer_ns(vm_clock, hpet_timer, timer); |
712 | 7afbecc9 | Jan Kiszka | timer->tn = i; |
713 | 7afbecc9 | Jan Kiszka | timer->state = s; |
714 | 16b29ae1 | aliguori | } |
715 | 822557eb | Jan Kiszka | |
716 | 072c2c31 | Jan Kiszka | /* 64-bit main counter; LegacyReplacementRoute. */
|
717 | 072c2c31 | Jan Kiszka | s->capability = 0x8086a001ULL;
|
718 | 072c2c31 | Jan Kiszka | s->capability |= (s->num_timers - 1) << HPET_ID_NUM_TIM_SHIFT;
|
719 | 072c2c31 | Jan Kiszka | s->capability |= ((HPET_CLK_PERIOD) << 32);
|
720 | 072c2c31 | Jan Kiszka | |
721 | ce967e2f | Jan Kiszka | qdev_init_gpio_in(&dev->qdev, hpet_handle_legacy_irq, 2);
|
722 | ce967e2f | Jan Kiszka | qdev_init_gpio_out(&dev->qdev, &s->pit_enabled, 1);
|
723 | 7d932dfd | Jan Kiszka | |
724 | 16b29ae1 | aliguori | /* HPET Area */
|
725 | e977aa37 | Avi Kivity | memory_region_init_io(&s->iomem, &hpet_ram_ops, s, "hpet", 0x400); |
726 | 750ecd44 | Avi Kivity | sysbus_init_mmio(dev, &s->iomem); |
727 | 822557eb | Jan Kiszka | return 0; |
728 | 16b29ae1 | aliguori | } |
729 | 822557eb | Jan Kiszka | |
730 | 999e12bb | Anthony Liguori | static Property hpet_device_properties[] = {
|
731 | 999e12bb | Anthony Liguori | DEFINE_PROP_UINT8("timers", HPETState, num_timers, HPET_MIN_TIMERS),
|
732 | 999e12bb | Anthony Liguori | DEFINE_PROP_BIT("msi", HPETState, flags, HPET_MSI_SUPPORT, false), |
733 | 999e12bb | Anthony Liguori | DEFINE_PROP_END_OF_LIST(), |
734 | 999e12bb | Anthony Liguori | }; |
735 | 999e12bb | Anthony Liguori | |
736 | 999e12bb | Anthony Liguori | static void hpet_device_class_init(ObjectClass *klass, void *data) |
737 | 999e12bb | Anthony Liguori | { |
738 | 39bffca2 | Anthony Liguori | DeviceClass *dc = DEVICE_CLASS(klass); |
739 | 999e12bb | Anthony Liguori | SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
740 | 999e12bb | Anthony Liguori | |
741 | 999e12bb | Anthony Liguori | k->init = hpet_init; |
742 | 39bffca2 | Anthony Liguori | dc->no_user = 1;
|
743 | 39bffca2 | Anthony Liguori | dc->reset = hpet_reset; |
744 | 39bffca2 | Anthony Liguori | dc->vmsd = &vmstate_hpet; |
745 | 39bffca2 | Anthony Liguori | dc->props = hpet_device_properties; |
746 | 999e12bb | Anthony Liguori | } |
747 | 999e12bb | Anthony Liguori | |
748 | 39bffca2 | Anthony Liguori | static TypeInfo hpet_device_info = {
|
749 | 39bffca2 | Anthony Liguori | .name = "hpet",
|
750 | 39bffca2 | Anthony Liguori | .parent = TYPE_SYS_BUS_DEVICE, |
751 | 39bffca2 | Anthony Liguori | .instance_size = sizeof(HPETState),
|
752 | 39bffca2 | Anthony Liguori | .class_init = hpet_device_class_init, |
753 | 822557eb | Jan Kiszka | }; |
754 | 822557eb | Jan Kiszka | |
755 | 83f7d43a | Andreas Färber | static void hpet_register_types(void) |
756 | 822557eb | Jan Kiszka | { |
757 | 39bffca2 | Anthony Liguori | type_register_static(&hpet_device_info); |
758 | 822557eb | Jan Kiszka | } |
759 | 822557eb | Jan Kiszka | |
760 | 83f7d43a | Andreas Färber | type_init(hpet_register_types) |