Statistics
| Branch: | Revision:

root / target-sparc / exec.h @ 1e64e78d

History | View | Annotate | Download (2.9 kB)

1 7a3f1944 bellard
#ifndef EXEC_SPARC_H
2 7a3f1944 bellard
#define EXEC_SPARC_H 1
3 3475187d bellard
#include "config.h"
4 8294eba1 ths
#include "dyngen-exec.h"
5 7a3f1944 bellard
6 7a3f1944 bellard
register struct CPUSPARCState *env asm(AREG0);
7 01d6a890 ths
8 af7bf89b bellard
#ifdef TARGET_SPARC64
9 af7bf89b bellard
#define T0 (env->t0)
10 af7bf89b bellard
#define T1 (env->t1)
11 af7bf89b bellard
#define T2 (env->t2)
12 3475187d bellard
#define REGWPTR env->regwptr
13 af7bf89b bellard
#else
14 7a3f1944 bellard
register uint32_t T0 asm(AREG1);
15 7a3f1944 bellard
register uint32_t T1 asm(AREG2);
16 3475187d bellard
17 3475187d bellard
#undef REG_REGWPTR // Broken
18 3475187d bellard
#ifdef REG_REGWPTR
19 01d6a890 ths
#if defined(__sparc__)
20 01d6a890 ths
register uint32_t *REGWPTR asm(AREG4);
21 01d6a890 ths
#else
22 3475187d bellard
register uint32_t *REGWPTR asm(AREG3);
23 01d6a890 ths
#endif
24 3475187d bellard
#define reg_REGWPTR
25 3475187d bellard
26 3475187d bellard
#ifdef AREG4
27 3475187d bellard
register uint32_t T2 asm(AREG4);
28 3475187d bellard
#define reg_T2
29 3475187d bellard
#else
30 3475187d bellard
#define T2 (env->t2)
31 3475187d bellard
#endif
32 3475187d bellard
33 3475187d bellard
#else
34 3475187d bellard
#define REGWPTR env->regwptr
35 7a3f1944 bellard
register uint32_t T2 asm(AREG3);
36 01d6a890 ths
#endif
37 3475187d bellard
#define reg_T2
38 3475187d bellard
#endif
39 3475187d bellard
40 e8af50a3 bellard
#define FT0 (env->ft0)
41 e8af50a3 bellard
#define FT1 (env->ft1)
42 e8af50a3 bellard
#define DT0 (env->dt0)
43 e8af50a3 bellard
#define DT1 (env->dt1)
44 7a3f1944 bellard
45 7a3f1944 bellard
#include "cpu.h"
46 7a3f1944 bellard
#include "exec-all.h"
47 7a3f1944 bellard
48 7a3f1944 bellard
void cpu_lock(void);
49 7a3f1944 bellard
void cpu_unlock(void);
50 7a3f1944 bellard
void cpu_loop_exit(void);
51 658138bc bellard
void helper_flush(target_ulong addr);
52 e8af50a3 bellard
void helper_ld_asi(int asi, int size, int sign);
53 81ad8ba2 blueswir1
void helper_st_asi(int asi, int size);
54 3391c818 blueswir1
void helper_ldf_asi(int asi, int size, int rd);
55 3391c818 blueswir1
void helper_stf_asi(int asi, int size, int rd);
56 e8af50a3 bellard
void helper_rett(void);
57 8d5f07fa bellard
void helper_ldfsr(void);
58 e8af50a3 bellard
void set_cwp(int new_cwp);
59 a0c4cb4a bellard
void do_fitos(void);
60 a0c4cb4a bellard
void do_fitod(void);
61 e8af50a3 bellard
void do_fabss(void);
62 e8af50a3 bellard
void do_fsqrts(void);
63 e8af50a3 bellard
void do_fsqrtd(void);
64 e8af50a3 bellard
void do_fcmps(void);
65 e8af50a3 bellard
void do_fcmpd(void);
66 417454b0 blueswir1
void do_fcmpes(void);
67 417454b0 blueswir1
void do_fcmped(void);
68 3475187d bellard
#ifdef TARGET_SPARC64
69 3475187d bellard
void do_fabsd(void);
70 3475187d bellard
void do_fcmps_fcc1(void);
71 3475187d bellard
void do_fcmpd_fcc1(void);
72 3475187d bellard
void do_fcmps_fcc2(void);
73 3475187d bellard
void do_fcmpd_fcc2(void);
74 3475187d bellard
void do_fcmps_fcc3(void);
75 3475187d bellard
void do_fcmpd_fcc3(void);
76 417454b0 blueswir1
void do_fcmpes_fcc1(void);
77 417454b0 blueswir1
void do_fcmped_fcc1(void);
78 417454b0 blueswir1
void do_fcmpes_fcc2(void);
79 417454b0 blueswir1
void do_fcmped_fcc2(void);
80 417454b0 blueswir1
void do_fcmpes_fcc3(void);
81 417454b0 blueswir1
void do_fcmped_fcc3(void);
82 3475187d bellard
void do_popc();
83 83469015 bellard
void do_wrpstate();
84 83469015 bellard
void do_done();
85 83469015 bellard
void do_retry();
86 3475187d bellard
#endif
87 af7bf89b bellard
void do_ldd_kernel(target_ulong addr);
88 af7bf89b bellard
void do_ldd_user(target_ulong addr);
89 af7bf89b bellard
void do_ldd_raw(target_ulong addr);
90 878d3096 bellard
void do_interrupt(int intno);
91 e8af50a3 bellard
void raise_exception(int tt);
92 417454b0 blueswir1
void check_ieee_exceptions();
93 af7bf89b bellard
void memcpy32(target_ulong *dst, const target_ulong *src);
94 ee5bbe38 bellard
target_ulong mmu_probe(CPUState *env, target_ulong address, int mmulev);
95 ee5bbe38 bellard
void dump_mmu(CPUState *env);
96 e80cfcfc bellard
void helper_debug();
97 af7bf89b bellard
void do_wrpsr();
98 af7bf89b bellard
void do_rdpsr();
99 e8af50a3 bellard
100 e8af50a3 bellard
/* XXX: move that to a generic header */
101 e8af50a3 bellard
#if !defined(CONFIG_USER_ONLY)
102 a9049a07 bellard
#include "softmmu_exec.h"
103 e8af50a3 bellard
#endif /* !defined(CONFIG_USER_ONLY) */
104 0d1a29f9 bellard
105 0d1a29f9 bellard
static inline void env_to_regs(void)
106 0d1a29f9 bellard
{
107 aea3ce4c bellard
#if defined(reg_REGWPTR)
108 aea3ce4c bellard
    REGWPTR = env->regbase + (env->cwp * 16);
109 aea3ce4c bellard
    env->regwptr = REGWPTR;
110 aea3ce4c bellard
#endif
111 0d1a29f9 bellard
}
112 0d1a29f9 bellard
113 0d1a29f9 bellard
static inline void regs_to_env(void)
114 0d1a29f9 bellard
{
115 0d1a29f9 bellard
}
116 0d1a29f9 bellard
117 9d893301 bellard
int cpu_sparc_handle_mmu_fault(CPUState *env, target_ulong address, int rw,
118 6ebbf390 j_mayer
                               int mmu_idx, int is_softmmu);
119 9d893301 bellard
120 bfed01fc ths
static inline int cpu_halted(CPUState *env) {
121 bfed01fc ths
    if (!env->halted)
122 bfed01fc ths
        return 0;
123 bfed01fc ths
    if ((env->interrupt_request & CPU_INTERRUPT_HARD) && (env->psret != 0)) {
124 bfed01fc ths
        env->halted = 0;
125 bfed01fc ths
        return 0;
126 bfed01fc ths
    }
127 bfed01fc ths
    return EXCP_HALTED;
128 bfed01fc ths
}
129 bfed01fc ths
130 7a3f1944 bellard
#endif