Statistics
| Branch: | Revision:

root / dis-asm.h @ 1e8a7cfd

History | View | Annotate | Download (16.8 kB)

1 dc99065b bellard
/* Interface between the opcode library and its callers.
2 dc99065b bellard
   Written by Cygnus Support, 1993.
3 dc99065b bellard

4 dc99065b bellard
   The opcode library (libopcodes.a) provides instruction decoders for
5 dc99065b bellard
   a large variety of instruction sets, callable with an identical
6 dc99065b bellard
   interface, for making instruction-processing programs more independent
7 dc99065b bellard
   of the instruction set being processed.  */
8 dc99065b bellard
9 dc99065b bellard
#ifndef DIS_ASM_H
10 dc99065b bellard
#define DIS_ASM_H
11 dc99065b bellard
12 c27004ec bellard
#include <stdlib.h>
13 dc99065b bellard
#include <stdio.h>
14 04369ff2 bellard
#include <string.h>
15 43d4145a bellard
#include <inttypes.h>
16 43d4145a bellard
17 43d4145a bellard
#define PARAMS(x) x
18 43d4145a bellard
typedef void *PTR;
19 43d4145a bellard
typedef uint64_t bfd_vma;
20 bc51c5c9 bellard
typedef int64_t bfd_signed_vma;
21 43d4145a bellard
typedef uint8_t bfd_byte;
22 bc51c5c9 bellard
#define sprintf_vma(s,x) sprintf (s, "%0" PRIx64, x)
23 43d4145a bellard
24 c27004ec bellard
#define BFD64
25 c27004ec bellard
26 43d4145a bellard
enum bfd_flavour {
27 43d4145a bellard
  bfd_target_unknown_flavour,
28 43d4145a bellard
  bfd_target_aout_flavour,
29 43d4145a bellard
  bfd_target_coff_flavour,
30 43d4145a bellard
  bfd_target_ecoff_flavour,
31 43d4145a bellard
  bfd_target_elf_flavour,
32 43d4145a bellard
  bfd_target_ieee_flavour,
33 43d4145a bellard
  bfd_target_nlm_flavour,
34 43d4145a bellard
  bfd_target_oasys_flavour,
35 43d4145a bellard
  bfd_target_tekhex_flavour,
36 43d4145a bellard
  bfd_target_srec_flavour,
37 43d4145a bellard
  bfd_target_ihex_flavour,
38 43d4145a bellard
  bfd_target_som_flavour,
39 43d4145a bellard
  bfd_target_os9k_flavour,
40 43d4145a bellard
  bfd_target_versados_flavour,
41 43d4145a bellard
  bfd_target_msdos_flavour,
42 43d4145a bellard
  bfd_target_evax_flavour
43 43d4145a bellard
};
44 43d4145a bellard
45 43d4145a bellard
enum bfd_endian { BFD_ENDIAN_BIG, BFD_ENDIAN_LITTLE, BFD_ENDIAN_UNKNOWN };
46 43d4145a bellard
47 43d4145a bellard
enum bfd_architecture 
48 43d4145a bellard
{
49 43d4145a bellard
  bfd_arch_unknown,    /* File arch not known */
50 43d4145a bellard
  bfd_arch_obscure,    /* Arch known, not one of these */
51 43d4145a bellard
  bfd_arch_m68k,       /* Motorola 68xxx */
52 43d4145a bellard
#define bfd_mach_m68000 1
53 43d4145a bellard
#define bfd_mach_m68008 2
54 43d4145a bellard
#define bfd_mach_m68010 3
55 43d4145a bellard
#define bfd_mach_m68020 4
56 43d4145a bellard
#define bfd_mach_m68030 5
57 43d4145a bellard
#define bfd_mach_m68040 6
58 43d4145a bellard
#define bfd_mach_m68060 7
59 43d4145a bellard
  bfd_arch_vax,        /* DEC Vax */   
60 43d4145a bellard
  bfd_arch_i960,       /* Intel 960 */
61 43d4145a bellard
     /* The order of the following is important.
62 43d4145a bellard
       lower number indicates a machine type that 
63 43d4145a bellard
       only accepts a subset of the instructions
64 43d4145a bellard
       available to machines with higher numbers.
65 43d4145a bellard
       The exception is the "ca", which is
66 43d4145a bellard
       incompatible with all other machines except 
67 43d4145a bellard
       "core". */
68 43d4145a bellard
69 43d4145a bellard
#define bfd_mach_i960_core      1
70 43d4145a bellard
#define bfd_mach_i960_ka_sa     2
71 43d4145a bellard
#define bfd_mach_i960_kb_sb     3
72 43d4145a bellard
#define bfd_mach_i960_mc        4
73 43d4145a bellard
#define bfd_mach_i960_xa        5
74 43d4145a bellard
#define bfd_mach_i960_ca        6
75 43d4145a bellard
#define bfd_mach_i960_jx        7
76 43d4145a bellard
#define bfd_mach_i960_hx        8
77 43d4145a bellard
78 43d4145a bellard
  bfd_arch_a29k,       /* AMD 29000 */
79 43d4145a bellard
  bfd_arch_sparc,      /* SPARC */
80 43d4145a bellard
#define bfd_mach_sparc                 1
81 aa0aa4fa bellard
/* The difference between v8plus and v9 is that v9 is a true 64 bit env.  */
82 43d4145a bellard
#define bfd_mach_sparc_sparclet        2
83 43d4145a bellard
#define bfd_mach_sparc_sparclite       3
84 43d4145a bellard
#define bfd_mach_sparc_v8plus          4
85 aa0aa4fa bellard
#define bfd_mach_sparc_v8plusa         5 /* with ultrasparc add'ns.  */
86 aa0aa4fa bellard
#define bfd_mach_sparc_sparclite_le    6
87 aa0aa4fa bellard
#define bfd_mach_sparc_v9              7
88 aa0aa4fa bellard
#define bfd_mach_sparc_v9a             8 /* with ultrasparc add'ns.  */
89 aa0aa4fa bellard
#define bfd_mach_sparc_v8plusb         9 /* with cheetah add'ns.  */
90 aa0aa4fa bellard
#define bfd_mach_sparc_v9b             10 /* with cheetah add'ns.  */
91 aa0aa4fa bellard
/* Nonzero if MACH has the v9 instruction set.  */
92 43d4145a bellard
#define bfd_mach_sparc_v9_p(mach) \
93 aa0aa4fa bellard
  ((mach) >= bfd_mach_sparc_v8plus && (mach) <= bfd_mach_sparc_v9b \
94 aa0aa4fa bellard
   && (mach) != bfd_mach_sparc_sparclite_le)
95 43d4145a bellard
  bfd_arch_mips,       /* MIPS Rxxxx */
96 43d4145a bellard
#define bfd_mach_mips3000              3000
97 43d4145a bellard
#define bfd_mach_mips3900              3900
98 43d4145a bellard
#define bfd_mach_mips4000              4000
99 43d4145a bellard
#define bfd_mach_mips4010              4010
100 43d4145a bellard
#define bfd_mach_mips4100              4100
101 43d4145a bellard
#define bfd_mach_mips4300              4300
102 43d4145a bellard
#define bfd_mach_mips4400              4400
103 43d4145a bellard
#define bfd_mach_mips4600              4600
104 43d4145a bellard
#define bfd_mach_mips4650              4650
105 43d4145a bellard
#define bfd_mach_mips5000              5000
106 43d4145a bellard
#define bfd_mach_mips6000              6000
107 43d4145a bellard
#define bfd_mach_mips8000              8000
108 43d4145a bellard
#define bfd_mach_mips10000             10000
109 43d4145a bellard
#define bfd_mach_mips16                16
110 43d4145a bellard
  bfd_arch_i386,       /* Intel 386 */
111 43d4145a bellard
#define bfd_mach_i386_i386 0
112 43d4145a bellard
#define bfd_mach_i386_i8086 1
113 bc51c5c9 bellard
#define bfd_mach_i386_i386_intel_syntax 2
114 bc51c5c9 bellard
#define bfd_mach_x86_64 3
115 bc51c5c9 bellard
#define bfd_mach_x86_64_intel_syntax 4
116 43d4145a bellard
  bfd_arch_we32k,      /* AT&T WE32xxx */
117 43d4145a bellard
  bfd_arch_tahoe,      /* CCI/Harris Tahoe */
118 43d4145a bellard
  bfd_arch_i860,       /* Intel 860 */
119 43d4145a bellard
  bfd_arch_romp,       /* IBM ROMP PC/RT */
120 43d4145a bellard
  bfd_arch_alliant,    /* Alliant */
121 43d4145a bellard
  bfd_arch_convex,     /* Convex */
122 43d4145a bellard
  bfd_arch_m88k,       /* Motorola 88xxx */
123 43d4145a bellard
  bfd_arch_pyramid,    /* Pyramid Technology */
124 43d4145a bellard
  bfd_arch_h8300,      /* Hitachi H8/300 */
125 43d4145a bellard
#define bfd_mach_h8300   1
126 43d4145a bellard
#define bfd_mach_h8300h  2
127 43d4145a bellard
#define bfd_mach_h8300s  3
128 43d4145a bellard
  bfd_arch_powerpc,    /* PowerPC */
129 a2458627 bellard
#define bfd_mach_ppc           0
130 a2458627 bellard
#define bfd_mach_ppc64         1
131 a2458627 bellard
#define bfd_mach_ppc_403       403
132 a2458627 bellard
#define bfd_mach_ppc_403gc     4030
133 a2458627 bellard
#define bfd_mach_ppc_505       505
134 a2458627 bellard
#define bfd_mach_ppc_601       601
135 a2458627 bellard
#define bfd_mach_ppc_602       602
136 a2458627 bellard
#define bfd_mach_ppc_603       603
137 a2458627 bellard
#define bfd_mach_ppc_ec603e    6031
138 a2458627 bellard
#define bfd_mach_ppc_604       604
139 a2458627 bellard
#define bfd_mach_ppc_620       620
140 a2458627 bellard
#define bfd_mach_ppc_630       630
141 a2458627 bellard
#define bfd_mach_ppc_750       750
142 a2458627 bellard
#define bfd_mach_ppc_860       860
143 a2458627 bellard
#define bfd_mach_ppc_a35       35
144 a2458627 bellard
#define bfd_mach_ppc_rs64ii    642
145 a2458627 bellard
#define bfd_mach_ppc_rs64iii   643
146 a2458627 bellard
#define bfd_mach_ppc_7400      7400
147 43d4145a bellard
  bfd_arch_rs6000,     /* IBM RS/6000 */
148 43d4145a bellard
  bfd_arch_hppa,       /* HP PA RISC */
149 43d4145a bellard
  bfd_arch_d10v,       /* Mitsubishi D10V */
150 43d4145a bellard
  bfd_arch_z8k,        /* Zilog Z8000 */
151 43d4145a bellard
#define bfd_mach_z8001         1
152 43d4145a bellard
#define bfd_mach_z8002         2
153 43d4145a bellard
  bfd_arch_h8500,      /* Hitachi H8/500 */
154 43d4145a bellard
  bfd_arch_sh,         /* Hitachi SH */
155 43d4145a bellard
#define bfd_mach_sh            0
156 43d4145a bellard
#define bfd_mach_sh3        0x30
157 43d4145a bellard
#define bfd_mach_sh3e       0x3e
158 43d4145a bellard
#define bfd_mach_sh4        0x40
159 43d4145a bellard
  bfd_arch_alpha,      /* Dec Alpha */
160 43d4145a bellard
  bfd_arch_arm,        /* Advanced Risc Machines ARM */
161 43d4145a bellard
#define bfd_mach_arm_2         1
162 43d4145a bellard
#define bfd_mach_arm_2a                2
163 43d4145a bellard
#define bfd_mach_arm_3         3
164 43d4145a bellard
#define bfd_mach_arm_3M        4
165 43d4145a bellard
#define bfd_mach_arm_4                 5
166 43d4145a bellard
#define bfd_mach_arm_4T        6
167 43d4145a bellard
  bfd_arch_ns32k,      /* National Semiconductors ns32000 */
168 43d4145a bellard
  bfd_arch_w65,        /* WDC 65816 */
169 43d4145a bellard
  bfd_arch_tic30,      /* Texas Instruments TMS320C30 */
170 43d4145a bellard
  bfd_arch_v850,       /* NEC V850 */
171 43d4145a bellard
#define bfd_mach_v850          0
172 43d4145a bellard
  bfd_arch_arc,        /* Argonaut RISC Core */
173 43d4145a bellard
#define bfd_mach_arc_base 0
174 43d4145a bellard
  bfd_arch_m32r,       /* Mitsubishi M32R/D */
175 43d4145a bellard
#define bfd_mach_m32r          0  /* backwards compatibility */
176 43d4145a bellard
  bfd_arch_mn10200,    /* Matsushita MN10200 */
177 43d4145a bellard
  bfd_arch_mn10300,    /* Matsushita MN10300 */
178 43d4145a bellard
  bfd_arch_last
179 43d4145a bellard
  };
180 43d4145a bellard
181 43d4145a bellard
typedef struct symbol_cache_entry
182 43d4145a bellard
{
183 43d4145a bellard
    const char *name;
184 43d4145a bellard
    union
185 43d4145a bellard
    {
186 43d4145a bellard
        PTR p;
187 43d4145a bellard
        bfd_vma i;
188 43d4145a bellard
    } udata;
189 43d4145a bellard
} asymbol;
190 dc99065b bellard
191 dc99065b bellard
typedef int (*fprintf_ftype) PARAMS((FILE*, const char*, ...));
192 dc99065b bellard
193 dc99065b bellard
enum dis_insn_type {
194 dc99065b bellard
  dis_noninsn,                        /* Not a valid instruction */
195 dc99065b bellard
  dis_nonbranch,                /* Not a branch instruction */
196 dc99065b bellard
  dis_branch,                        /* Unconditional branch */
197 dc99065b bellard
  dis_condbranch,                /* Conditional branch */
198 dc99065b bellard
  dis_jsr,                        /* Jump to subroutine */
199 dc99065b bellard
  dis_condjsr,                        /* Conditional jump to subroutine */
200 dc99065b bellard
  dis_dref,                        /* Data reference instruction */
201 dc99065b bellard
  dis_dref2                        /* Two data references in instruction */
202 dc99065b bellard
};
203 dc99065b bellard
204 dc99065b bellard
/* This struct is passed into the instruction decoding routine, 
205 dc99065b bellard
   and is passed back out into each callback.  The various fields are used
206 dc99065b bellard
   for conveying information from your main routine into your callbacks,
207 dc99065b bellard
   for passing information into the instruction decoders (such as the
208 dc99065b bellard
   addresses of the callback functions), or for passing information
209 dc99065b bellard
   back from the instruction decoders to their callers.
210 dc99065b bellard

211 dc99065b bellard
   It must be initialized before it is first passed; this can be done
212 dc99065b bellard
   by hand, or using one of the initialization macros below.  */
213 dc99065b bellard
214 dc99065b bellard
typedef struct disassemble_info {
215 dc99065b bellard
  fprintf_ftype fprintf_func;
216 dc99065b bellard
  FILE *stream;
217 dc99065b bellard
  PTR application_data;
218 dc99065b bellard
219 dc99065b bellard
  /* Target description.  We could replace this with a pointer to the bfd,
220 dc99065b bellard
     but that would require one.  There currently isn't any such requirement
221 dc99065b bellard
     so to avoid introducing one we record these explicitly.  */
222 dc99065b bellard
  /* The bfd_flavour.  This can be bfd_target_unknown_flavour.  */
223 dc99065b bellard
  enum bfd_flavour flavour;
224 dc99065b bellard
  /* The bfd_arch value.  */
225 dc99065b bellard
  enum bfd_architecture arch;
226 dc99065b bellard
  /* The bfd_mach value.  */
227 dc99065b bellard
  unsigned long mach;
228 dc99065b bellard
  /* Endianness (for bi-endian cpus).  Mono-endian cpus can ignore this.  */
229 dc99065b bellard
  enum bfd_endian endian;
230 dc99065b bellard
231 dc99065b bellard
  /* An array of pointers to symbols either at the location being disassembled
232 dc99065b bellard
     or at the start of the function being disassembled.  The array is sorted
233 dc99065b bellard
     so that the first symbol is intended to be the one used.  The others are
234 dc99065b bellard
     present for any misc. purposes.  This is not set reliably, but if it is
235 dc99065b bellard
     not NULL, it is correct.  */
236 dc99065b bellard
  asymbol **symbols;
237 dc99065b bellard
  /* Number of symbols in array.  */
238 dc99065b bellard
  int num_symbols;
239 dc99065b bellard
240 dc99065b bellard
  /* For use by the disassembler.
241 dc99065b bellard
     The top 16 bits are reserved for public use (and are documented here).
242 dc99065b bellard
     The bottom 16 bits are for the internal use of the disassembler.  */
243 dc99065b bellard
  unsigned long flags;
244 dc99065b bellard
#define INSN_HAS_RELOC        0x80000000
245 dc99065b bellard
  PTR private_data;
246 dc99065b bellard
247 dc99065b bellard
  /* Function used to get bytes to disassemble.  MEMADDR is the
248 dc99065b bellard
     address of the stuff to be disassembled, MYADDR is the address to
249 dc99065b bellard
     put the bytes in, and LENGTH is the number of bytes to read.
250 dc99065b bellard
     INFO is a pointer to this struct.
251 dc99065b bellard
     Returns an errno value or 0 for success.  */
252 dc99065b bellard
  int (*read_memory_func)
253 dc99065b bellard
    PARAMS ((bfd_vma memaddr, bfd_byte *myaddr, int length,
254 dc99065b bellard
             struct disassemble_info *info));
255 dc99065b bellard
256 dc99065b bellard
  /* Function which should be called if we get an error that we can't
257 dc99065b bellard
     recover from.  STATUS is the errno value from read_memory_func and
258 dc99065b bellard
     MEMADDR is the address that we were trying to read.  INFO is a
259 dc99065b bellard
     pointer to this struct.  */
260 dc99065b bellard
  void (*memory_error_func)
261 dc99065b bellard
    PARAMS ((int status, bfd_vma memaddr, struct disassemble_info *info));
262 dc99065b bellard
263 dc99065b bellard
  /* Function called to print ADDR.  */
264 dc99065b bellard
  void (*print_address_func)
265 dc99065b bellard
    PARAMS ((bfd_vma addr, struct disassemble_info *info));
266 dc99065b bellard
267 dc99065b bellard
  /* Function called to determine if there is a symbol at the given ADDR.
268 dc99065b bellard
     If there is, the function returns 1, otherwise it returns 0.
269 dc99065b bellard
     This is used by ports which support an overlay manager where
270 dc99065b bellard
     the overlay number is held in the top part of an address.  In
271 dc99065b bellard
     some circumstances we want to include the overlay number in the
272 dc99065b bellard
     address, (normally because there is a symbol associated with
273 dc99065b bellard
     that address), but sometimes we want to mask out the overlay bits.  */
274 dc99065b bellard
  int (* symbol_at_address_func)
275 dc99065b bellard
    PARAMS ((bfd_vma addr, struct disassemble_info * info));
276 dc99065b bellard
277 dc99065b bellard
  /* These are for buffer_read_memory.  */
278 dc99065b bellard
  bfd_byte *buffer;
279 dc99065b bellard
  bfd_vma buffer_vma;
280 dc99065b bellard
  int buffer_length;
281 dc99065b bellard
282 dc99065b bellard
  /* This variable may be set by the instruction decoder.  It suggests
283 dc99065b bellard
      the number of bytes objdump should display on a single line.  If
284 dc99065b bellard
      the instruction decoder sets this, it should always set it to
285 dc99065b bellard
      the same value in order to get reasonable looking output.  */
286 dc99065b bellard
  int bytes_per_line;
287 dc99065b bellard
288 dc99065b bellard
  /* the next two variables control the way objdump displays the raw data */
289 dc99065b bellard
  /* For example, if bytes_per_line is 8 and bytes_per_chunk is 4, the */
290 dc99065b bellard
  /* output will look like this:
291 dc99065b bellard
     00:   00000000 00000000
292 dc99065b bellard
     with the chunks displayed according to "display_endian". */
293 dc99065b bellard
  int bytes_per_chunk;
294 dc99065b bellard
  enum bfd_endian display_endian;
295 dc99065b bellard
296 dc99065b bellard
  /* Results from instruction decoders.  Not all decoders yet support
297 dc99065b bellard
     this information.  This info is set each time an instruction is
298 dc99065b bellard
     decoded, and is only valid for the last such instruction.
299 dc99065b bellard

300 dc99065b bellard
     To determine whether this decoder supports this information, set
301 dc99065b bellard
     insn_info_valid to 0, decode an instruction, then check it.  */
302 dc99065b bellard
303 dc99065b bellard
  char insn_info_valid;                /* Branch info has been set. */
304 dc99065b bellard
  char branch_delay_insns;        /* How many sequential insn's will run before
305 dc99065b bellard
                                   a branch takes effect.  (0 = normal) */
306 dc99065b bellard
  char data_size;                /* Size of data reference in insn, in bytes */
307 dc99065b bellard
  enum dis_insn_type insn_type;        /* Type of instruction */
308 dc99065b bellard
  bfd_vma target;                /* Target address of branch or dref, if known;
309 dc99065b bellard
                                   zero if unknown.  */
310 dc99065b bellard
  bfd_vma target2;                /* Second target address for dref2 */
311 dc99065b bellard
312 aa0aa4fa bellard
  /* Command line options specific to the target disassembler.  */
313 aa0aa4fa bellard
  char * disassembler_options;
314 aa0aa4fa bellard
315 dc99065b bellard
} disassemble_info;
316 dc99065b bellard
317 dc99065b bellard
 
318 dc99065b bellard
/* Standard disassemblers.  Disassemble one instruction at the given
319 dc99065b bellard
   target address.  Return number of bytes processed.  */
320 dc99065b bellard
typedef int (*disassembler_ftype)
321 dc99065b bellard
     PARAMS((bfd_vma, disassemble_info *));
322 dc99065b bellard
323 dc99065b bellard
extern int print_insn_big_mips                PARAMS ((bfd_vma, disassemble_info*));
324 dc99065b bellard
extern int print_insn_little_mips        PARAMS ((bfd_vma, disassemble_info*));
325 dc99065b bellard
extern int print_insn_i386                PARAMS ((bfd_vma, disassemble_info*));
326 dc99065b bellard
extern int print_insn_m68k                PARAMS ((bfd_vma, disassemble_info*));
327 dc99065b bellard
extern int print_insn_z8001                PARAMS ((bfd_vma, disassemble_info*));
328 dc99065b bellard
extern int print_insn_z8002                PARAMS ((bfd_vma, disassemble_info*));
329 dc99065b bellard
extern int print_insn_h8300                PARAMS ((bfd_vma, disassemble_info*));
330 dc99065b bellard
extern int print_insn_h8300h                PARAMS ((bfd_vma, disassemble_info*));
331 dc99065b bellard
extern int print_insn_h8300s                PARAMS ((bfd_vma, disassemble_info*));
332 dc99065b bellard
extern int print_insn_h8500                PARAMS ((bfd_vma, disassemble_info*));
333 dc99065b bellard
extern int print_insn_alpha                PARAMS ((bfd_vma, disassemble_info*));
334 dc99065b bellard
extern disassembler_ftype arc_get_disassembler PARAMS ((int, int));
335 aa0aa4fa bellard
extern int print_insn_arm                PARAMS ((bfd_vma, disassemble_info*));
336 dc99065b bellard
extern int print_insn_sparc                PARAMS ((bfd_vma, disassemble_info*));
337 dc99065b bellard
extern int print_insn_big_a29k                PARAMS ((bfd_vma, disassemble_info*));
338 dc99065b bellard
extern int print_insn_little_a29k        PARAMS ((bfd_vma, disassemble_info*));
339 dc99065b bellard
extern int print_insn_i960                PARAMS ((bfd_vma, disassemble_info*));
340 dc99065b bellard
extern int print_insn_sh                PARAMS ((bfd_vma, disassemble_info*));
341 dc99065b bellard
extern int print_insn_shl                PARAMS ((bfd_vma, disassemble_info*));
342 dc99065b bellard
extern int print_insn_hppa                PARAMS ((bfd_vma, disassemble_info*));
343 dc99065b bellard
extern int print_insn_m32r                PARAMS ((bfd_vma, disassemble_info*));
344 dc99065b bellard
extern int print_insn_m88k                PARAMS ((bfd_vma, disassemble_info*));
345 dc99065b bellard
extern int print_insn_mn10200                PARAMS ((bfd_vma, disassemble_info*));
346 dc99065b bellard
extern int print_insn_mn10300                PARAMS ((bfd_vma, disassemble_info*));
347 dc99065b bellard
extern int print_insn_ns32k                PARAMS ((bfd_vma, disassemble_info*));
348 dc99065b bellard
extern int print_insn_big_powerpc        PARAMS ((bfd_vma, disassemble_info*));
349 dc99065b bellard
extern int print_insn_little_powerpc        PARAMS ((bfd_vma, disassemble_info*));
350 dc99065b bellard
extern int print_insn_rs6000                PARAMS ((bfd_vma, disassemble_info*));
351 dc99065b bellard
extern int print_insn_w65                PARAMS ((bfd_vma, disassemble_info*));
352 dc99065b bellard
extern int print_insn_d10v                PARAMS ((bfd_vma, disassemble_info*));
353 dc99065b bellard
extern int print_insn_v850                PARAMS ((bfd_vma, disassemble_info*));
354 dc99065b bellard
extern int print_insn_tic30                PARAMS ((bfd_vma, disassemble_info*));
355 b9adb4a6 bellard
extern int print_insn_ppc                PARAMS ((bfd_vma, disassemble_info*));
356 dc99065b bellard
357 43d4145a bellard
#if 0
358 dc99065b bellard
/* Fetch the disassembler for a given BFD, if that support is available.  */
359 dc99065b bellard
extern disassembler_ftype disassembler        PARAMS ((bfd *));
360 43d4145a bellard
#endif
361 dc99065b bellard
362 dc99065b bellard
 
363 dc99065b bellard
/* This block of definitions is for particular callers who read instructions
364 dc99065b bellard
   into a buffer before calling the instruction decoder.  */
365 dc99065b bellard
366 dc99065b bellard
/* Here is a function which callers may wish to use for read_memory_func.
367 dc99065b bellard
   It gets bytes from a buffer.  */
368 dc99065b bellard
extern int buffer_read_memory
369 dc99065b bellard
  PARAMS ((bfd_vma, bfd_byte *, int, struct disassemble_info *));
370 dc99065b bellard
371 dc99065b bellard
/* This function goes with buffer_read_memory.
372 dc99065b bellard
   It prints a message using info->fprintf_func and info->stream.  */
373 dc99065b bellard
extern void perror_memory PARAMS ((int, bfd_vma, struct disassemble_info *));
374 dc99065b bellard
375 dc99065b bellard
376 dc99065b bellard
/* Just print the address in hex.  This is included for completeness even
377 dc99065b bellard
   though both GDB and objdump provide their own (to print symbolic
378 dc99065b bellard
   addresses).  */
379 dc99065b bellard
extern void generic_print_address
380 dc99065b bellard
  PARAMS ((bfd_vma, struct disassemble_info *));
381 dc99065b bellard
382 dc99065b bellard
/* Always true.  */
383 dc99065b bellard
extern int generic_symbol_at_address
384 dc99065b bellard
  PARAMS ((bfd_vma, struct disassemble_info *));
385 dc99065b bellard
386 dc99065b bellard
/* Macro to initialize a disassemble_info struct.  This should be called
387 dc99065b bellard
   by all applications creating such a struct.  */
388 dc99065b bellard
#define INIT_DISASSEMBLE_INFO(INFO, STREAM, FPRINTF_FUNC) \
389 dc99065b bellard
  (INFO).flavour = bfd_target_unknown_flavour, \
390 dc99065b bellard
  (INFO).arch = bfd_arch_unknown, \
391 dc99065b bellard
  (INFO).mach = 0, \
392 dc99065b bellard
  (INFO).endian = BFD_ENDIAN_UNKNOWN, \
393 dc99065b bellard
  INIT_DISASSEMBLE_INFO_NO_ARCH(INFO, STREAM, FPRINTF_FUNC)
394 dc99065b bellard
395 dc99065b bellard
/* Call this macro to initialize only the internal variables for the
396 dc99065b bellard
   disassembler.  Architecture dependent things such as byte order, or machine
397 dc99065b bellard
   variant are not touched by this macro.  This makes things much easier for
398 dc99065b bellard
   GDB which must initialize these things seperatly.  */
399 dc99065b bellard
400 dc99065b bellard
#define INIT_DISASSEMBLE_INFO_NO_ARCH(INFO, STREAM, FPRINTF_FUNC) \
401 dc99065b bellard
  (INFO).fprintf_func = (FPRINTF_FUNC), \
402 dc99065b bellard
  (INFO).stream = (STREAM), \
403 dc99065b bellard
  (INFO).symbols = NULL, \
404 dc99065b bellard
  (INFO).num_symbols = 0, \
405 dc99065b bellard
  (INFO).buffer = NULL, \
406 dc99065b bellard
  (INFO).buffer_vma = 0, \
407 dc99065b bellard
  (INFO).buffer_length = 0, \
408 dc99065b bellard
  (INFO).read_memory_func = buffer_read_memory, \
409 dc99065b bellard
  (INFO).memory_error_func = perror_memory, \
410 dc99065b bellard
  (INFO).print_address_func = generic_print_address, \
411 dc99065b bellard
  (INFO).symbol_at_address_func = generic_symbol_at_address, \
412 dc99065b bellard
  (INFO).flags = 0, \
413 dc99065b bellard
  (INFO).bytes_per_line = 0, \
414 dc99065b bellard
  (INFO).bytes_per_chunk = 0, \
415 dc99065b bellard
  (INFO).display_endian = BFD_ENDIAN_UNKNOWN, \
416 aa0aa4fa bellard
  (INFO).disassembler_options = NULL, \
417 dc99065b bellard
  (INFO).insn_info_valid = 0
418 dc99065b bellard
419 aa0aa4fa bellard
#define _(x) x
420 aa0aa4fa bellard
421 aa0aa4fa bellard
/* from libbfd */
422 aa0aa4fa bellard
423 aa0aa4fa bellard
bfd_vma bfd_getl32 (const bfd_byte *addr);
424 aa0aa4fa bellard
bfd_vma bfd_getb32 (const bfd_byte *addr);
425 6af0bf9c bellard
bfd_vma bfd_getl16 (const bfd_byte *addr);
426 6af0bf9c bellard
bfd_vma bfd_getb16 (const bfd_byte *addr);
427 aa0aa4fa bellard
typedef enum bfd_boolean {false, true} boolean;
428 aa0aa4fa bellard
429 dc99065b bellard
#endif /* ! defined (DIS_ASM_H) */