root / hw / piix_pci.c @ 1ffc346f
History | View | Annotate | Download (10.7 kB)
1 | 502a5395 | pbrook | /*
|
---|---|---|---|
2 | 502a5395 | pbrook | * QEMU i440FX/PIIX3 PCI Bridge Emulation
|
3 | 502a5395 | pbrook | *
|
4 | 502a5395 | pbrook | * Copyright (c) 2006 Fabrice Bellard
|
5 | 5fafdf24 | ths | *
|
6 | 502a5395 | pbrook | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | 502a5395 | pbrook | * of this software and associated documentation files (the "Software"), to deal
|
8 | 502a5395 | pbrook | * in the Software without restriction, including without limitation the rights
|
9 | 502a5395 | pbrook | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | 502a5395 | pbrook | * copies of the Software, and to permit persons to whom the Software is
|
11 | 502a5395 | pbrook | * furnished to do so, subject to the following conditions:
|
12 | 502a5395 | pbrook | *
|
13 | 502a5395 | pbrook | * The above copyright notice and this permission notice shall be included in
|
14 | 502a5395 | pbrook | * all copies or substantial portions of the Software.
|
15 | 502a5395 | pbrook | *
|
16 | 502a5395 | pbrook | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | 502a5395 | pbrook | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | 502a5395 | pbrook | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | 502a5395 | pbrook | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | 502a5395 | pbrook | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | 502a5395 | pbrook | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | 502a5395 | pbrook | * THE SOFTWARE.
|
23 | 502a5395 | pbrook | */
|
24 | 502a5395 | pbrook | |
25 | 87ecb68b | pbrook | #include "hw.h" |
26 | 87ecb68b | pbrook | #include "pc.h" |
27 | 87ecb68b | pbrook | #include "pci.h" |
28 | 87ecb68b | pbrook | |
29 | 502a5395 | pbrook | typedef uint32_t pci_addr_t;
|
30 | 502a5395 | pbrook | #include "pci_host.h" |
31 | 502a5395 | pbrook | |
32 | 502a5395 | pbrook | typedef PCIHostState I440FXState;
|
33 | 502a5395 | pbrook | |
34 | 502a5395 | pbrook | static void i440fx_addr_writel(void* opaque, uint32_t addr, uint32_t val) |
35 | 502a5395 | pbrook | { |
36 | 502a5395 | pbrook | I440FXState *s = opaque; |
37 | 502a5395 | pbrook | s->config_reg = val; |
38 | 502a5395 | pbrook | } |
39 | 502a5395 | pbrook | |
40 | 502a5395 | pbrook | static uint32_t i440fx_addr_readl(void* opaque, uint32_t addr) |
41 | 502a5395 | pbrook | { |
42 | 502a5395 | pbrook | I440FXState *s = opaque; |
43 | 502a5395 | pbrook | return s->config_reg;
|
44 | 502a5395 | pbrook | } |
45 | 502a5395 | pbrook | |
46 | d537cf6c | pbrook | static void piix3_set_irq(qemu_irq *pic, int irq_num, int level); |
47 | d2b59317 | pbrook | |
48 | d2b59317 | pbrook | /* return the global irq number corresponding to a given device irq
|
49 | d2b59317 | pbrook | pin. We could also use the bus number to have a more precise
|
50 | d2b59317 | pbrook | mapping. */
|
51 | d2b59317 | pbrook | static int pci_slot_get_pirq(PCIDevice *pci_dev, int irq_num) |
52 | d2b59317 | pbrook | { |
53 | d2b59317 | pbrook | int slot_addend;
|
54 | d2b59317 | pbrook | slot_addend = (pci_dev->devfn >> 3) - 1; |
55 | d2b59317 | pbrook | return (irq_num + slot_addend) & 3; |
56 | d2b59317 | pbrook | } |
57 | 502a5395 | pbrook | |
58 | 00f82b8a | aurel32 | static target_phys_addr_t isa_page_descs[384 / 4]; |
59 | ee0ea1d0 | bellard | static uint8_t smm_enabled;
|
60 | 52fc1d83 | balrog | static int pci_irq_levels[4]; |
61 | ee0ea1d0 | bellard | |
62 | 84631fd7 | bellard | static void update_pam(PCIDevice *d, uint32_t start, uint32_t end, int r) |
63 | 84631fd7 | bellard | { |
64 | 84631fd7 | bellard | uint32_t addr; |
65 | 84631fd7 | bellard | |
66 | 84631fd7 | bellard | // printf("ISA mapping %08x-0x%08x: %d\n", start, end, r);
|
67 | 84631fd7 | bellard | switch(r) {
|
68 | 84631fd7 | bellard | case 3: |
69 | 84631fd7 | bellard | /* RAM */
|
70 | 5fafdf24 | ths | cpu_register_physical_memory(start, end - start, |
71 | 84631fd7 | bellard | start); |
72 | 84631fd7 | bellard | break;
|
73 | 84631fd7 | bellard | case 1: |
74 | 84631fd7 | bellard | /* ROM (XXX: not quite correct) */
|
75 | 5fafdf24 | ths | cpu_register_physical_memory(start, end - start, |
76 | 84631fd7 | bellard | start | IO_MEM_ROM); |
77 | 84631fd7 | bellard | break;
|
78 | 84631fd7 | bellard | case 2: |
79 | 84631fd7 | bellard | case 0: |
80 | 84631fd7 | bellard | /* XXX: should distinguish read/write cases */
|
81 | 84631fd7 | bellard | for(addr = start; addr < end; addr += 4096) { |
82 | 5fafdf24 | ths | cpu_register_physical_memory(addr, 4096,
|
83 | 84631fd7 | bellard | isa_page_descs[(addr - 0xa0000) >> 12]); |
84 | 84631fd7 | bellard | } |
85 | 84631fd7 | bellard | break;
|
86 | 84631fd7 | bellard | } |
87 | 84631fd7 | bellard | } |
88 | ee0ea1d0 | bellard | |
89 | ee0ea1d0 | bellard | static void i440fx_update_memory_mappings(PCIDevice *d) |
90 | ee0ea1d0 | bellard | { |
91 | ee0ea1d0 | bellard | int i, r;
|
92 | 84631fd7 | bellard | uint32_t smram, addr; |
93 | 84631fd7 | bellard | |
94 | 84631fd7 | bellard | update_pam(d, 0xf0000, 0x100000, (d->config[0x59] >> 4) & 3); |
95 | 84631fd7 | bellard | for(i = 0; i < 12; i++) { |
96 | 84631fd7 | bellard | r = (d->config[(i >> 1) + 0x5a] >> ((i & 1) * 4)) & 3; |
97 | 84631fd7 | bellard | update_pam(d, 0xc0000 + 0x4000 * i, 0xc0000 + 0x4000 * (i + 1), r); |
98 | ee0ea1d0 | bellard | } |
99 | 84631fd7 | bellard | smram = d->config[0x72];
|
100 | 84631fd7 | bellard | if ((smm_enabled && (smram & 0x08)) || (smram & 0x40)) { |
101 | 84631fd7 | bellard | cpu_register_physical_memory(0xa0000, 0x20000, 0xa0000); |
102 | 84631fd7 | bellard | } else {
|
103 | 84631fd7 | bellard | for(addr = 0xa0000; addr < 0xc0000; addr += 4096) { |
104 | 5fafdf24 | ths | cpu_register_physical_memory(addr, 4096,
|
105 | 84631fd7 | bellard | isa_page_descs[(addr - 0xa0000) >> 12]); |
106 | ee0ea1d0 | bellard | } |
107 | ee0ea1d0 | bellard | } |
108 | ee0ea1d0 | bellard | } |
109 | ee0ea1d0 | bellard | |
110 | ee0ea1d0 | bellard | void i440fx_set_smm(PCIDevice *d, int val) |
111 | ee0ea1d0 | bellard | { |
112 | ee0ea1d0 | bellard | val = (val != 0);
|
113 | ee0ea1d0 | bellard | if (smm_enabled != val) {
|
114 | ee0ea1d0 | bellard | smm_enabled = val; |
115 | ee0ea1d0 | bellard | i440fx_update_memory_mappings(d); |
116 | ee0ea1d0 | bellard | } |
117 | ee0ea1d0 | bellard | } |
118 | ee0ea1d0 | bellard | |
119 | ee0ea1d0 | bellard | |
120 | ee0ea1d0 | bellard | /* XXX: suppress when better memory API. We make the assumption that
|
121 | ee0ea1d0 | bellard | no device (in particular the VGA) changes the memory mappings in
|
122 | ee0ea1d0 | bellard | the 0xa0000-0x100000 range */
|
123 | ee0ea1d0 | bellard | void i440fx_init_memory_mappings(PCIDevice *d)
|
124 | ee0ea1d0 | bellard | { |
125 | ee0ea1d0 | bellard | int i;
|
126 | ee0ea1d0 | bellard | for(i = 0; i < 96; i++) { |
127 | ee0ea1d0 | bellard | isa_page_descs[i] = cpu_get_physical_page_desc(0xa0000 + i * 0x1000); |
128 | ee0ea1d0 | bellard | } |
129 | ee0ea1d0 | bellard | } |
130 | ee0ea1d0 | bellard | |
131 | 5fafdf24 | ths | static void i440fx_write_config(PCIDevice *d, |
132 | ee0ea1d0 | bellard | uint32_t address, uint32_t val, int len)
|
133 | ee0ea1d0 | bellard | { |
134 | ee0ea1d0 | bellard | /* XXX: implement SMRAM.D_LOCK */
|
135 | ee0ea1d0 | bellard | pci_default_write_config(d, address, val, len); |
136 | 84631fd7 | bellard | if ((address >= 0x59 && address <= 0x5f) || address == 0x72) |
137 | ee0ea1d0 | bellard | i440fx_update_memory_mappings(d); |
138 | ee0ea1d0 | bellard | } |
139 | ee0ea1d0 | bellard | |
140 | ee0ea1d0 | bellard | static void i440fx_save(QEMUFile* f, void *opaque) |
141 | ee0ea1d0 | bellard | { |
142 | ee0ea1d0 | bellard | PCIDevice *d = opaque; |
143 | 52fc1d83 | balrog | int i;
|
144 | 52fc1d83 | balrog | |
145 | ee0ea1d0 | bellard | pci_device_save(d, f); |
146 | ee0ea1d0 | bellard | qemu_put_8s(f, &smm_enabled); |
147 | 52fc1d83 | balrog | |
148 | 52fc1d83 | balrog | for (i = 0; i < 4; i++) |
149 | 52fc1d83 | balrog | qemu_put_be32(f, pci_irq_levels[i]); |
150 | ee0ea1d0 | bellard | } |
151 | ee0ea1d0 | bellard | |
152 | ee0ea1d0 | bellard | static int i440fx_load(QEMUFile* f, void *opaque, int version_id) |
153 | ee0ea1d0 | bellard | { |
154 | ee0ea1d0 | bellard | PCIDevice *d = opaque; |
155 | 52fc1d83 | balrog | int ret, i;
|
156 | ee0ea1d0 | bellard | |
157 | 52fc1d83 | balrog | if (version_id > 2) |
158 | ee0ea1d0 | bellard | return -EINVAL;
|
159 | ee0ea1d0 | bellard | ret = pci_device_load(d, f); |
160 | ee0ea1d0 | bellard | if (ret < 0) |
161 | ee0ea1d0 | bellard | return ret;
|
162 | ee0ea1d0 | bellard | i440fx_update_memory_mappings(d); |
163 | ee0ea1d0 | bellard | qemu_get_8s(f, &smm_enabled); |
164 | 52fc1d83 | balrog | |
165 | 52fc1d83 | balrog | if (version_id >= 2) |
166 | 52fc1d83 | balrog | for (i = 0; i < 4; i++) |
167 | 52fc1d83 | balrog | pci_irq_levels[i] = qemu_get_be32(f); |
168 | 52fc1d83 | balrog | |
169 | ee0ea1d0 | bellard | return 0; |
170 | ee0ea1d0 | bellard | } |
171 | ee0ea1d0 | bellard | |
172 | d537cf6c | pbrook | PCIBus *i440fx_init(PCIDevice **pi440fx_state, qemu_irq *pic) |
173 | 502a5395 | pbrook | { |
174 | 502a5395 | pbrook | PCIBus *b; |
175 | 502a5395 | pbrook | PCIDevice *d; |
176 | 502a5395 | pbrook | I440FXState *s; |
177 | 502a5395 | pbrook | |
178 | 502a5395 | pbrook | s = qemu_mallocz(sizeof(I440FXState));
|
179 | d537cf6c | pbrook | b = pci_register_bus(piix3_set_irq, pci_slot_get_pirq, pic, 0, 4); |
180 | 502a5395 | pbrook | s->bus = b; |
181 | 502a5395 | pbrook | |
182 | 502a5395 | pbrook | register_ioport_write(0xcf8, 4, 4, i440fx_addr_writel, s); |
183 | 502a5395 | pbrook | register_ioport_read(0xcf8, 4, 4, i440fx_addr_readl, s); |
184 | 502a5395 | pbrook | |
185 | 502a5395 | pbrook | register_ioport_write(0xcfc, 4, 1, pci_host_data_writeb, s); |
186 | 502a5395 | pbrook | register_ioport_write(0xcfc, 4, 2, pci_host_data_writew, s); |
187 | 502a5395 | pbrook | register_ioport_write(0xcfc, 4, 4, pci_host_data_writel, s); |
188 | 502a5395 | pbrook | register_ioport_read(0xcfc, 4, 1, pci_host_data_readb, s); |
189 | 502a5395 | pbrook | register_ioport_read(0xcfc, 4, 2, pci_host_data_readw, s); |
190 | 502a5395 | pbrook | register_ioport_read(0xcfc, 4, 4, pci_host_data_readl, s); |
191 | 502a5395 | pbrook | |
192 | 5fafdf24 | ths | d = pci_register_device(b, "i440FX", sizeof(PCIDevice), 0, |
193 | ee0ea1d0 | bellard | NULL, i440fx_write_config);
|
194 | 502a5395 | pbrook | |
195 | 502a5395 | pbrook | d->config[0x00] = 0x86; // vendor_id |
196 | 502a5395 | pbrook | d->config[0x01] = 0x80; |
197 | 502a5395 | pbrook | d->config[0x02] = 0x37; // device_id |
198 | 502a5395 | pbrook | d->config[0x03] = 0x12; |
199 | 502a5395 | pbrook | d->config[0x08] = 0x02; // revision |
200 | 502a5395 | pbrook | d->config[0x0a] = 0x00; // class_sub = host2pci |
201 | 502a5395 | pbrook | d->config[0x0b] = 0x06; // class_base = PCI_bridge |
202 | 502a5395 | pbrook | d->config[0x0e] = 0x00; // header_type |
203 | ee0ea1d0 | bellard | |
204 | 84631fd7 | bellard | d->config[0x72] = 0x02; /* SMRAM */ |
205 | ee0ea1d0 | bellard | |
206 | 52fc1d83 | balrog | register_savevm("I440FX", 0, 2, i440fx_save, i440fx_load, d); |
207 | ee0ea1d0 | bellard | *pi440fx_state = d; |
208 | 502a5395 | pbrook | return b;
|
209 | 502a5395 | pbrook | } |
210 | 502a5395 | pbrook | |
211 | 502a5395 | pbrook | /* PIIX3 PCI to ISA bridge */
|
212 | 502a5395 | pbrook | |
213 | 8f1c91d8 | ths | PCIDevice *piix3_dev; |
214 | 5c2b87e3 | ths | PCIDevice *piix4_dev; |
215 | 502a5395 | pbrook | |
216 | 502a5395 | pbrook | /* just used for simpler irq handling. */
|
217 | 502a5395 | pbrook | #define PCI_IRQ_WORDS ((PCI_DEVICES_MAX + 31) / 32) |
218 | 502a5395 | pbrook | |
219 | d537cf6c | pbrook | static void piix3_set_irq(qemu_irq *pic, int irq_num, int level) |
220 | 502a5395 | pbrook | { |
221 | d2b59317 | pbrook | int i, pic_irq, pic_level;
|
222 | 502a5395 | pbrook | |
223 | d2b59317 | pbrook | pci_irq_levels[irq_num] = level; |
224 | 502a5395 | pbrook | |
225 | 502a5395 | pbrook | /* now we change the pic irq level according to the piix irq mappings */
|
226 | 502a5395 | pbrook | /* XXX: optimize */
|
227 | 502a5395 | pbrook | pic_irq = piix3_dev->config[0x60 + irq_num];
|
228 | 502a5395 | pbrook | if (pic_irq < 16) { |
229 | d2b59317 | pbrook | /* The pic level is the logical OR of all the PCI irqs mapped
|
230 | 502a5395 | pbrook | to it */
|
231 | 502a5395 | pbrook | pic_level = 0;
|
232 | d2b59317 | pbrook | for (i = 0; i < 4; i++) { |
233 | d2b59317 | pbrook | if (pic_irq == piix3_dev->config[0x60 + i]) |
234 | d2b59317 | pbrook | pic_level |= pci_irq_levels[i]; |
235 | d2b59317 | pbrook | } |
236 | d537cf6c | pbrook | qemu_set_irq(pic[pic_irq], pic_level); |
237 | 502a5395 | pbrook | } |
238 | 502a5395 | pbrook | } |
239 | 502a5395 | pbrook | |
240 | 502a5395 | pbrook | static void piix3_reset(PCIDevice *d) |
241 | 502a5395 | pbrook | { |
242 | 502a5395 | pbrook | uint8_t *pci_conf = d->config; |
243 | 502a5395 | pbrook | |
244 | 502a5395 | pbrook | pci_conf[0x04] = 0x07; // master, memory and I/O |
245 | 502a5395 | pbrook | pci_conf[0x05] = 0x00; |
246 | 502a5395 | pbrook | pci_conf[0x06] = 0x00; |
247 | 502a5395 | pbrook | pci_conf[0x07] = 0x02; // PCI_status_devsel_medium |
248 | 502a5395 | pbrook | pci_conf[0x4c] = 0x4d; |
249 | 502a5395 | pbrook | pci_conf[0x4e] = 0x03; |
250 | 502a5395 | pbrook | pci_conf[0x4f] = 0x00; |
251 | 502a5395 | pbrook | pci_conf[0x60] = 0x80; |
252 | 477afee3 | aurel32 | pci_conf[0x61] = 0x80; |
253 | 477afee3 | aurel32 | pci_conf[0x62] = 0x80; |
254 | 477afee3 | aurel32 | pci_conf[0x63] = 0x80; |
255 | 502a5395 | pbrook | pci_conf[0x69] = 0x02; |
256 | 502a5395 | pbrook | pci_conf[0x70] = 0x80; |
257 | 502a5395 | pbrook | pci_conf[0x76] = 0x0c; |
258 | 502a5395 | pbrook | pci_conf[0x77] = 0x0c; |
259 | 502a5395 | pbrook | pci_conf[0x78] = 0x02; |
260 | 502a5395 | pbrook | pci_conf[0x79] = 0x00; |
261 | 502a5395 | pbrook | pci_conf[0x80] = 0x00; |
262 | 502a5395 | pbrook | pci_conf[0x82] = 0x00; |
263 | 502a5395 | pbrook | pci_conf[0xa0] = 0x08; |
264 | 502a5395 | pbrook | pci_conf[0xa2] = 0x00; |
265 | 502a5395 | pbrook | pci_conf[0xa3] = 0x00; |
266 | 502a5395 | pbrook | pci_conf[0xa4] = 0x00; |
267 | 502a5395 | pbrook | pci_conf[0xa5] = 0x00; |
268 | 502a5395 | pbrook | pci_conf[0xa6] = 0x00; |
269 | 502a5395 | pbrook | pci_conf[0xa7] = 0x00; |
270 | 502a5395 | pbrook | pci_conf[0xa8] = 0x0f; |
271 | 502a5395 | pbrook | pci_conf[0xaa] = 0x00; |
272 | 502a5395 | pbrook | pci_conf[0xab] = 0x00; |
273 | 502a5395 | pbrook | pci_conf[0xac] = 0x00; |
274 | 502a5395 | pbrook | pci_conf[0xae] = 0x00; |
275 | 502a5395 | pbrook | } |
276 | 502a5395 | pbrook | |
277 | 5c2b87e3 | ths | static void piix4_reset(PCIDevice *d) |
278 | 5c2b87e3 | ths | { |
279 | 5c2b87e3 | ths | uint8_t *pci_conf = d->config; |
280 | 5c2b87e3 | ths | |
281 | 5c2b87e3 | ths | pci_conf[0x04] = 0x07; // master, memory and I/O |
282 | 5c2b87e3 | ths | pci_conf[0x05] = 0x00; |
283 | 5c2b87e3 | ths | pci_conf[0x06] = 0x00; |
284 | 5c2b87e3 | ths | pci_conf[0x07] = 0x02; // PCI_status_devsel_medium |
285 | 5c2b87e3 | ths | pci_conf[0x4c] = 0x4d; |
286 | 5c2b87e3 | ths | pci_conf[0x4e] = 0x03; |
287 | 5c2b87e3 | ths | pci_conf[0x4f] = 0x00; |
288 | 5c2b87e3 | ths | pci_conf[0x60] = 0x0a; // PCI A -> IRQ 10 |
289 | 5c2b87e3 | ths | pci_conf[0x61] = 0x0a; // PCI B -> IRQ 10 |
290 | 5c2b87e3 | ths | pci_conf[0x62] = 0x0b; // PCI C -> IRQ 11 |
291 | 5c2b87e3 | ths | pci_conf[0x63] = 0x0b; // PCI D -> IRQ 11 |
292 | 5c2b87e3 | ths | pci_conf[0x69] = 0x02; |
293 | 5c2b87e3 | ths | pci_conf[0x70] = 0x80; |
294 | 5c2b87e3 | ths | pci_conf[0x76] = 0x0c; |
295 | 5c2b87e3 | ths | pci_conf[0x77] = 0x0c; |
296 | 5c2b87e3 | ths | pci_conf[0x78] = 0x02; |
297 | 5c2b87e3 | ths | pci_conf[0x79] = 0x00; |
298 | 5c2b87e3 | ths | pci_conf[0x80] = 0x00; |
299 | 5c2b87e3 | ths | pci_conf[0x82] = 0x00; |
300 | 5c2b87e3 | ths | pci_conf[0xa0] = 0x08; |
301 | 5c2b87e3 | ths | pci_conf[0xa2] = 0x00; |
302 | 5c2b87e3 | ths | pci_conf[0xa3] = 0x00; |
303 | 5c2b87e3 | ths | pci_conf[0xa4] = 0x00; |
304 | 5c2b87e3 | ths | pci_conf[0xa5] = 0x00; |
305 | 5c2b87e3 | ths | pci_conf[0xa6] = 0x00; |
306 | 5c2b87e3 | ths | pci_conf[0xa7] = 0x00; |
307 | 5c2b87e3 | ths | pci_conf[0xa8] = 0x0f; |
308 | 5c2b87e3 | ths | pci_conf[0xaa] = 0x00; |
309 | 5c2b87e3 | ths | pci_conf[0xab] = 0x00; |
310 | 5c2b87e3 | ths | pci_conf[0xac] = 0x00; |
311 | 5c2b87e3 | ths | pci_conf[0xae] = 0x00; |
312 | 5c2b87e3 | ths | } |
313 | 5c2b87e3 | ths | |
314 | 1941d19c | bellard | static void piix_save(QEMUFile* f, void *opaque) |
315 | 1941d19c | bellard | { |
316 | 1941d19c | bellard | PCIDevice *d = opaque; |
317 | 1941d19c | bellard | pci_device_save(d, f); |
318 | 1941d19c | bellard | } |
319 | 1941d19c | bellard | |
320 | 1941d19c | bellard | static int piix_load(QEMUFile* f, void *opaque, int version_id) |
321 | 1941d19c | bellard | { |
322 | 1941d19c | bellard | PCIDevice *d = opaque; |
323 | 1941d19c | bellard | if (version_id != 2) |
324 | 1941d19c | bellard | return -EINVAL;
|
325 | 1941d19c | bellard | return pci_device_load(d, f);
|
326 | 1941d19c | bellard | } |
327 | 1941d19c | bellard | |
328 | 8f1c91d8 | ths | int piix3_init(PCIBus *bus, int devfn) |
329 | 502a5395 | pbrook | { |
330 | 502a5395 | pbrook | PCIDevice *d; |
331 | 502a5395 | pbrook | uint8_t *pci_conf; |
332 | 502a5395 | pbrook | |
333 | 502a5395 | pbrook | d = pci_register_device(bus, "PIIX3", sizeof(PCIDevice), |
334 | 8f1c91d8 | ths | devfn, NULL, NULL); |
335 | 1941d19c | bellard | register_savevm("PIIX3", 0, 2, piix_save, piix_load, d); |
336 | 502a5395 | pbrook | |
337 | 502a5395 | pbrook | piix3_dev = d; |
338 | 502a5395 | pbrook | pci_conf = d->config; |
339 | 502a5395 | pbrook | |
340 | 502a5395 | pbrook | pci_conf[0x00] = 0x86; // Intel |
341 | 502a5395 | pbrook | pci_conf[0x01] = 0x80; |
342 | 502a5395 | pbrook | pci_conf[0x02] = 0x00; // 82371SB PIIX3 PCI-to-ISA bridge (Step A1) |
343 | 502a5395 | pbrook | pci_conf[0x03] = 0x70; |
344 | 502a5395 | pbrook | pci_conf[0x0a] = 0x01; // class_sub = PCI_ISA |
345 | 502a5395 | pbrook | pci_conf[0x0b] = 0x06; // class_base = PCI_bridge |
346 | 502a5395 | pbrook | pci_conf[0x0e] = 0x80; // header_type = PCI_multifunction, generic |
347 | 502a5395 | pbrook | |
348 | 502a5395 | pbrook | piix3_reset(d); |
349 | 502a5395 | pbrook | return d->devfn;
|
350 | 502a5395 | pbrook | } |
351 | 5c2b87e3 | ths | |
352 | 5c2b87e3 | ths | int piix4_init(PCIBus *bus, int devfn) |
353 | 5c2b87e3 | ths | { |
354 | 5c2b87e3 | ths | PCIDevice *d; |
355 | 5c2b87e3 | ths | uint8_t *pci_conf; |
356 | 5c2b87e3 | ths | |
357 | 5c2b87e3 | ths | d = pci_register_device(bus, "PIIX4", sizeof(PCIDevice), |
358 | 5c2b87e3 | ths | devfn, NULL, NULL); |
359 | 5c2b87e3 | ths | register_savevm("PIIX4", 0, 2, piix_save, piix_load, d); |
360 | 5c2b87e3 | ths | |
361 | 5c2b87e3 | ths | piix4_dev = d; |
362 | 5c2b87e3 | ths | pci_conf = d->config; |
363 | 5c2b87e3 | ths | |
364 | 5c2b87e3 | ths | pci_conf[0x00] = 0x86; // Intel |
365 | 5c2b87e3 | ths | pci_conf[0x01] = 0x80; |
366 | 5c2b87e3 | ths | pci_conf[0x02] = 0x10; // 82371AB/EB/MB PIIX4 PCI-to-ISA bridge |
367 | 5c2b87e3 | ths | pci_conf[0x03] = 0x71; |
368 | 5c2b87e3 | ths | pci_conf[0x0a] = 0x01; // class_sub = PCI_ISA |
369 | 5c2b87e3 | ths | pci_conf[0x0b] = 0x06; // class_base = PCI_bridge |
370 | 5c2b87e3 | ths | pci_conf[0x0e] = 0x80; // header_type = PCI_multifunction, generic |
371 | 5c2b87e3 | ths | |
372 | 5c2b87e3 | ths | piix4_reset(d); |
373 | 5c2b87e3 | ths | return d->devfn;
|
374 | 5c2b87e3 | ths | } |