root / hw / pci.c @ 215cf0be
History | View | Annotate | Download (50.9 kB)
1 | 69b91039 | bellard | /*
|
---|---|---|---|
2 | 69b91039 | bellard | * QEMU PCI bus manager
|
3 | 69b91039 | bellard | *
|
4 | 69b91039 | bellard | * Copyright (c) 2004 Fabrice Bellard
|
5 | 69b91039 | bellard | *
|
6 | 69b91039 | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | 69b91039 | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | 69b91039 | bellard | * in the Software without restriction, including without limitation the rights
|
9 | 69b91039 | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | 69b91039 | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | 69b91039 | bellard | * furnished to do so, subject to the following conditions:
|
12 | 69b91039 | bellard | *
|
13 | 69b91039 | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | 69b91039 | bellard | * all copies or substantial portions of the Software.
|
15 | 69b91039 | bellard | *
|
16 | 69b91039 | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | 69b91039 | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | 69b91039 | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | 69b91039 | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | 69b91039 | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | 69b91039 | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | 69b91039 | bellard | * THE SOFTWARE.
|
23 | 69b91039 | bellard | */
|
24 | 69b91039 | bellard | #include "vl.h" |
25 | 69b91039 | bellard | |
26 | 69b91039 | bellard | //#define DEBUG_PCI
|
27 | 69b91039 | bellard | |
28 | 0ac32c83 | bellard | #define PCI_VENDOR_ID 0x00 /* 16 bits */ |
29 | 0ac32c83 | bellard | #define PCI_DEVICE_ID 0x02 /* 16 bits */ |
30 | 0ac32c83 | bellard | #define PCI_COMMAND 0x04 /* 16 bits */ |
31 | 0ac32c83 | bellard | #define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */ |
32 | 0ac32c83 | bellard | #define PCI_COMMAND_MEMORY 0x2 /* Enable response in Memory space */ |
33 | 0ac32c83 | bellard | #define PCI_CLASS_DEVICE 0x0a /* Device class */ |
34 | 0ac32c83 | bellard | #define PCI_INTERRUPT_LINE 0x3c /* 8 bits */ |
35 | 0ac32c83 | bellard | #define PCI_INTERRUPT_PIN 0x3d /* 8 bits */ |
36 | 0ac32c83 | bellard | #define PCI_MIN_GNT 0x3e /* 8 bits */ |
37 | 0ac32c83 | bellard | #define PCI_MAX_LAT 0x3f /* 8 bits */ |
38 | 0ac32c83 | bellard | |
39 | 0ac32c83 | bellard | /* just used for simpler irq handling. */
|
40 | 0ac32c83 | bellard | #define PCI_DEVICES_MAX 64 |
41 | 0ac32c83 | bellard | #define PCI_IRQ_WORDS ((PCI_DEVICES_MAX + 31) / 32) |
42 | 0ac32c83 | bellard | |
43 | 30468f78 | bellard | struct PCIBus {
|
44 | 30468f78 | bellard | int bus_num;
|
45 | 30468f78 | bellard | int devfn_min;
|
46 | 30468f78 | bellard | void (*set_irq)(PCIDevice *pci_dev, int irq_num, int level); |
47 | 30468f78 | bellard | uint32_t config_reg; /* XXX: suppress */
|
48 | 384d8876 | bellard | /* low level pic */
|
49 | 384d8876 | bellard | SetIRQFunc *low_set_irq; |
50 | 384d8876 | bellard | void *irq_opaque;
|
51 | 30468f78 | bellard | PCIDevice *devices[256];
|
52 | 30468f78 | bellard | }; |
53 | 69b91039 | bellard | |
54 | 69b91039 | bellard | target_phys_addr_t pci_mem_base; |
55 | 0ac32c83 | bellard | static int pci_irq_index; |
56 | 0ac32c83 | bellard | static uint32_t pci_irq_levels[4][PCI_IRQ_WORDS]; |
57 | 30468f78 | bellard | static PCIBus *first_bus;
|
58 | 30468f78 | bellard | |
59 | 30468f78 | bellard | static PCIBus *pci_register_bus(void) |
60 | 30468f78 | bellard | { |
61 | 30468f78 | bellard | PCIBus *bus; |
62 | 30468f78 | bellard | bus = qemu_mallocz(sizeof(PCIBus));
|
63 | 30468f78 | bellard | first_bus = bus; |
64 | 30468f78 | bellard | return bus;
|
65 | 30468f78 | bellard | } |
66 | 69b91039 | bellard | |
67 | 30ca2aab | bellard | void generic_pci_save(QEMUFile* f, void *opaque) |
68 | 30ca2aab | bellard | { |
69 | 30ca2aab | bellard | PCIDevice* s=(PCIDevice*)opaque; |
70 | 30ca2aab | bellard | |
71 | 30ca2aab | bellard | qemu_put_buffer(f, s->config, 256);
|
72 | 30ca2aab | bellard | } |
73 | 30ca2aab | bellard | |
74 | 30ca2aab | bellard | int generic_pci_load(QEMUFile* f, void *opaque, int version_id) |
75 | 30ca2aab | bellard | { |
76 | 30ca2aab | bellard | PCIDevice* s=(PCIDevice*)opaque; |
77 | 30ca2aab | bellard | |
78 | 30ca2aab | bellard | if (version_id != 1) |
79 | 30ca2aab | bellard | return -EINVAL;
|
80 | 30ca2aab | bellard | |
81 | 30ca2aab | bellard | qemu_get_buffer(f, s->config, 256);
|
82 | 30ca2aab | bellard | return 0; |
83 | 30ca2aab | bellard | } |
84 | 30ca2aab | bellard | |
85 | 69b91039 | bellard | /* -1 for devfn means auto assign */
|
86 | 30468f78 | bellard | PCIDevice *pci_register_device(PCIBus *bus, const char *name, |
87 | 30468f78 | bellard | int instance_size, int devfn, |
88 | 69b91039 | bellard | PCIConfigReadFunc *config_read, |
89 | 69b91039 | bellard | PCIConfigWriteFunc *config_write) |
90 | 69b91039 | bellard | { |
91 | 30468f78 | bellard | PCIDevice *pci_dev; |
92 | 69b91039 | bellard | |
93 | 0ac32c83 | bellard | if (pci_irq_index >= PCI_DEVICES_MAX)
|
94 | 0ac32c83 | bellard | return NULL; |
95 | 0ac32c83 | bellard | |
96 | 69b91039 | bellard | if (devfn < 0) { |
97 | 30468f78 | bellard | for(devfn = bus->devfn_min ; devfn < 256; devfn += 8) { |
98 | 30468f78 | bellard | if (!bus->devices[devfn])
|
99 | 69b91039 | bellard | goto found;
|
100 | 69b91039 | bellard | } |
101 | 69b91039 | bellard | return NULL; |
102 | 69b91039 | bellard | found: ;
|
103 | 69b91039 | bellard | } |
104 | 69b91039 | bellard | pci_dev = qemu_mallocz(instance_size); |
105 | 69b91039 | bellard | if (!pci_dev)
|
106 | 69b91039 | bellard | return NULL; |
107 | 30468f78 | bellard | pci_dev->bus = bus; |
108 | 69b91039 | bellard | pci_dev->devfn = devfn; |
109 | 69b91039 | bellard | pstrcpy(pci_dev->name, sizeof(pci_dev->name), name);
|
110 | 0ac32c83 | bellard | |
111 | 0ac32c83 | bellard | if (!config_read)
|
112 | 0ac32c83 | bellard | config_read = pci_default_read_config; |
113 | 0ac32c83 | bellard | if (!config_write)
|
114 | 0ac32c83 | bellard | config_write = pci_default_write_config; |
115 | 69b91039 | bellard | pci_dev->config_read = config_read; |
116 | 69b91039 | bellard | pci_dev->config_write = config_write; |
117 | 0ac32c83 | bellard | pci_dev->irq_index = pci_irq_index++; |
118 | 30468f78 | bellard | bus->devices[devfn] = pci_dev; |
119 | 69b91039 | bellard | return pci_dev;
|
120 | 69b91039 | bellard | } |
121 | 69b91039 | bellard | |
122 | 69b91039 | bellard | void pci_register_io_region(PCIDevice *pci_dev, int region_num, |
123 | 69b91039 | bellard | uint32_t size, int type,
|
124 | 69b91039 | bellard | PCIMapIORegionFunc *map_func) |
125 | 69b91039 | bellard | { |
126 | 69b91039 | bellard | PCIIORegion *r; |
127 | d7ce493a | pbrook | uint32_t addr; |
128 | 69b91039 | bellard | |
129 | 8a8696a3 | bellard | if ((unsigned int)region_num >= PCI_NUM_REGIONS) |
130 | 69b91039 | bellard | return;
|
131 | 69b91039 | bellard | r = &pci_dev->io_regions[region_num]; |
132 | 69b91039 | bellard | r->addr = -1;
|
133 | 69b91039 | bellard | r->size = size; |
134 | 69b91039 | bellard | r->type = type; |
135 | 69b91039 | bellard | r->map_func = map_func; |
136 | d7ce493a | pbrook | if (region_num == PCI_ROM_SLOT) {
|
137 | d7ce493a | pbrook | addr = 0x30;
|
138 | d7ce493a | pbrook | } else {
|
139 | d7ce493a | pbrook | addr = 0x10 + region_num * 4; |
140 | d7ce493a | pbrook | } |
141 | d7ce493a | pbrook | *(uint32_t *)(pci_dev->config + addr) = cpu_to_le32(type); |
142 | 69b91039 | bellard | } |
143 | 69b91039 | bellard | |
144 | 0ac32c83 | bellard | static void pci_addr_writel(void* opaque, uint32_t addr, uint32_t val) |
145 | 69b91039 | bellard | { |
146 | 30468f78 | bellard | PCIBus *s = opaque; |
147 | 69b91039 | bellard | s->config_reg = val; |
148 | 69b91039 | bellard | } |
149 | 69b91039 | bellard | |
150 | 0ac32c83 | bellard | static uint32_t pci_addr_readl(void* opaque, uint32_t addr) |
151 | 69b91039 | bellard | { |
152 | 30468f78 | bellard | PCIBus *s = opaque; |
153 | 69b91039 | bellard | return s->config_reg;
|
154 | 69b91039 | bellard | } |
155 | 69b91039 | bellard | |
156 | 0ac32c83 | bellard | static void pci_update_mappings(PCIDevice *d) |
157 | 0ac32c83 | bellard | { |
158 | 0ac32c83 | bellard | PCIIORegion *r; |
159 | 0ac32c83 | bellard | int cmd, i;
|
160 | 8a8696a3 | bellard | uint32_t last_addr, new_addr, config_ofs; |
161 | 0ac32c83 | bellard | |
162 | 0ac32c83 | bellard | cmd = le16_to_cpu(*(uint16_t *)(d->config + PCI_COMMAND)); |
163 | 8a8696a3 | bellard | for(i = 0; i < PCI_NUM_REGIONS; i++) { |
164 | 0ac32c83 | bellard | r = &d->io_regions[i]; |
165 | 8a8696a3 | bellard | if (i == PCI_ROM_SLOT) {
|
166 | 8a8696a3 | bellard | config_ofs = 0x30;
|
167 | 8a8696a3 | bellard | } else {
|
168 | 8a8696a3 | bellard | config_ofs = 0x10 + i * 4; |
169 | 8a8696a3 | bellard | } |
170 | 0ac32c83 | bellard | if (r->size != 0) { |
171 | 0ac32c83 | bellard | if (r->type & PCI_ADDRESS_SPACE_IO) {
|
172 | 0ac32c83 | bellard | if (cmd & PCI_COMMAND_IO) {
|
173 | 0ac32c83 | bellard | new_addr = le32_to_cpu(*(uint32_t *)(d->config + |
174 | 8a8696a3 | bellard | config_ofs)); |
175 | 0ac32c83 | bellard | new_addr = new_addr & ~(r->size - 1);
|
176 | 0ac32c83 | bellard | last_addr = new_addr + r->size - 1;
|
177 | 0ac32c83 | bellard | /* NOTE: we have only 64K ioports on PC */
|
178 | 0ac32c83 | bellard | if (last_addr <= new_addr || new_addr == 0 || |
179 | 0ac32c83 | bellard | last_addr >= 0x10000) {
|
180 | 0ac32c83 | bellard | new_addr = -1;
|
181 | 0ac32c83 | bellard | } |
182 | 0ac32c83 | bellard | } else {
|
183 | 0ac32c83 | bellard | new_addr = -1;
|
184 | 0ac32c83 | bellard | } |
185 | 0ac32c83 | bellard | } else {
|
186 | 0ac32c83 | bellard | if (cmd & PCI_COMMAND_MEMORY) {
|
187 | 0ac32c83 | bellard | new_addr = le32_to_cpu(*(uint32_t *)(d->config + |
188 | 8a8696a3 | bellard | config_ofs)); |
189 | 8a8696a3 | bellard | /* the ROM slot has a specific enable bit */
|
190 | 8a8696a3 | bellard | if (i == PCI_ROM_SLOT && !(new_addr & 1)) |
191 | 8a8696a3 | bellard | goto no_mem_map;
|
192 | 0ac32c83 | bellard | new_addr = new_addr & ~(r->size - 1);
|
193 | 0ac32c83 | bellard | last_addr = new_addr + r->size - 1;
|
194 | 0ac32c83 | bellard | /* NOTE: we do not support wrapping */
|
195 | 0ac32c83 | bellard | /* XXX: as we cannot support really dynamic
|
196 | 0ac32c83 | bellard | mappings, we handle specific values as invalid
|
197 | 0ac32c83 | bellard | mappings. */
|
198 | 0ac32c83 | bellard | if (last_addr <= new_addr || new_addr == 0 || |
199 | 0ac32c83 | bellard | last_addr == -1) {
|
200 | 0ac32c83 | bellard | new_addr = -1;
|
201 | 0ac32c83 | bellard | } |
202 | 0ac32c83 | bellard | } else {
|
203 | 8a8696a3 | bellard | no_mem_map:
|
204 | 0ac32c83 | bellard | new_addr = -1;
|
205 | 0ac32c83 | bellard | } |
206 | 0ac32c83 | bellard | } |
207 | 0ac32c83 | bellard | /* now do the real mapping */
|
208 | 0ac32c83 | bellard | if (new_addr != r->addr) {
|
209 | 0ac32c83 | bellard | if (r->addr != -1) { |
210 | 0ac32c83 | bellard | if (r->type & PCI_ADDRESS_SPACE_IO) {
|
211 | 0ac32c83 | bellard | int class;
|
212 | 0ac32c83 | bellard | /* NOTE: specific hack for IDE in PC case:
|
213 | 0ac32c83 | bellard | only one byte must be mapped. */
|
214 | 0ac32c83 | bellard | class = d->config[0x0a] | (d->config[0x0b] << 8); |
215 | 0ac32c83 | bellard | if (class == 0x0101 && r->size == 4) { |
216 | 0ac32c83 | bellard | isa_unassign_ioport(r->addr + 2, 1); |
217 | 0ac32c83 | bellard | } else {
|
218 | 0ac32c83 | bellard | isa_unassign_ioport(r->addr, r->size); |
219 | 0ac32c83 | bellard | } |
220 | 0ac32c83 | bellard | } else {
|
221 | 0ac32c83 | bellard | cpu_register_physical_memory(r->addr + pci_mem_base, |
222 | 0ac32c83 | bellard | r->size, |
223 | 0ac32c83 | bellard | IO_MEM_UNASSIGNED); |
224 | 0ac32c83 | bellard | } |
225 | 0ac32c83 | bellard | } |
226 | 0ac32c83 | bellard | r->addr = new_addr; |
227 | 0ac32c83 | bellard | if (r->addr != -1) { |
228 | 0ac32c83 | bellard | r->map_func(d, i, r->addr, r->size, r->type); |
229 | 0ac32c83 | bellard | } |
230 | 0ac32c83 | bellard | } |
231 | 0ac32c83 | bellard | } |
232 | 0ac32c83 | bellard | } |
233 | 0ac32c83 | bellard | } |
234 | 0ac32c83 | bellard | |
235 | 0ac32c83 | bellard | uint32_t pci_default_read_config(PCIDevice *d, |
236 | 0ac32c83 | bellard | uint32_t address, int len)
|
237 | 69b91039 | bellard | { |
238 | 0ac32c83 | bellard | uint32_t val; |
239 | 0ac32c83 | bellard | switch(len) {
|
240 | 0ac32c83 | bellard | case 1: |
241 | 0ac32c83 | bellard | val = d->config[address]; |
242 | 0ac32c83 | bellard | break;
|
243 | 0ac32c83 | bellard | case 2: |
244 | 0ac32c83 | bellard | val = le16_to_cpu(*(uint16_t *)(d->config + address)); |
245 | 0ac32c83 | bellard | break;
|
246 | 0ac32c83 | bellard | default:
|
247 | 0ac32c83 | bellard | case 4: |
248 | 0ac32c83 | bellard | val = le32_to_cpu(*(uint32_t *)(d->config + address)); |
249 | 0ac32c83 | bellard | break;
|
250 | 0ac32c83 | bellard | } |
251 | 0ac32c83 | bellard | return val;
|
252 | 0ac32c83 | bellard | } |
253 | 0ac32c83 | bellard | |
254 | 0ac32c83 | bellard | void pci_default_write_config(PCIDevice *d,
|
255 | 0ac32c83 | bellard | uint32_t address, uint32_t val, int len)
|
256 | 0ac32c83 | bellard | { |
257 | 0ac32c83 | bellard | int can_write, i;
|
258 | 7bf5be70 | bellard | uint32_t end, addr; |
259 | 0ac32c83 | bellard | |
260 | 8a8696a3 | bellard | if (len == 4 && ((address >= 0x10 && address < 0x10 + 4 * 6) || |
261 | 8a8696a3 | bellard | (address >= 0x30 && address < 0x34))) { |
262 | 0ac32c83 | bellard | PCIIORegion *r; |
263 | 0ac32c83 | bellard | int reg;
|
264 | 0ac32c83 | bellard | |
265 | 8a8696a3 | bellard | if ( address >= 0x30 ) { |
266 | 8a8696a3 | bellard | reg = PCI_ROM_SLOT; |
267 | 8a8696a3 | bellard | }else{
|
268 | 8a8696a3 | bellard | reg = (address - 0x10) >> 2; |
269 | 8a8696a3 | bellard | } |
270 | 0ac32c83 | bellard | r = &d->io_regions[reg]; |
271 | 0ac32c83 | bellard | if (r->size == 0) |
272 | 0ac32c83 | bellard | goto default_config;
|
273 | 0ac32c83 | bellard | /* compute the stored value */
|
274 | 8a8696a3 | bellard | if (reg == PCI_ROM_SLOT) {
|
275 | 8a8696a3 | bellard | /* keep ROM enable bit */
|
276 | 8a8696a3 | bellard | val &= (~(r->size - 1)) | 1; |
277 | 8a8696a3 | bellard | } else {
|
278 | 8a8696a3 | bellard | val &= ~(r->size - 1);
|
279 | 8a8696a3 | bellard | val |= r->type; |
280 | 8a8696a3 | bellard | } |
281 | 8a8696a3 | bellard | *(uint32_t *)(d->config + address) = cpu_to_le32(val); |
282 | 0ac32c83 | bellard | pci_update_mappings(d); |
283 | 69b91039 | bellard | return;
|
284 | 0ac32c83 | bellard | } |
285 | 0ac32c83 | bellard | default_config:
|
286 | 0ac32c83 | bellard | /* not efficient, but simple */
|
287 | 7bf5be70 | bellard | addr = address; |
288 | 0ac32c83 | bellard | for(i = 0; i < len; i++) { |
289 | 0ac32c83 | bellard | /* default read/write accesses */
|
290 | 1f62d938 | bellard | switch(d->config[0x0e]) { |
291 | 0ac32c83 | bellard | case 0x00: |
292 | 1f62d938 | bellard | case 0x80: |
293 | 1f62d938 | bellard | switch(addr) {
|
294 | 1f62d938 | bellard | case 0x00: |
295 | 1f62d938 | bellard | case 0x01: |
296 | 1f62d938 | bellard | case 0x02: |
297 | 1f62d938 | bellard | case 0x03: |
298 | 1f62d938 | bellard | case 0x08: |
299 | 1f62d938 | bellard | case 0x09: |
300 | 1f62d938 | bellard | case 0x0a: |
301 | 1f62d938 | bellard | case 0x0b: |
302 | 1f62d938 | bellard | case 0x0e: |
303 | 1f62d938 | bellard | case 0x10 ... 0x27: /* base */ |
304 | 1f62d938 | bellard | case 0x30 ... 0x33: /* rom */ |
305 | 1f62d938 | bellard | case 0x3d: |
306 | 1f62d938 | bellard | can_write = 0;
|
307 | 1f62d938 | bellard | break;
|
308 | 1f62d938 | bellard | default:
|
309 | 1f62d938 | bellard | can_write = 1;
|
310 | 1f62d938 | bellard | break;
|
311 | 1f62d938 | bellard | } |
312 | 0ac32c83 | bellard | break;
|
313 | 0ac32c83 | bellard | default:
|
314 | 1f62d938 | bellard | case 0x01: |
315 | 1f62d938 | bellard | switch(addr) {
|
316 | 1f62d938 | bellard | case 0x00: |
317 | 1f62d938 | bellard | case 0x01: |
318 | 1f62d938 | bellard | case 0x02: |
319 | 1f62d938 | bellard | case 0x03: |
320 | 1f62d938 | bellard | case 0x08: |
321 | 1f62d938 | bellard | case 0x09: |
322 | 1f62d938 | bellard | case 0x0a: |
323 | 1f62d938 | bellard | case 0x0b: |
324 | 1f62d938 | bellard | case 0x0e: |
325 | 1f62d938 | bellard | case 0x38 ... 0x3b: /* rom */ |
326 | 1f62d938 | bellard | case 0x3d: |
327 | 1f62d938 | bellard | can_write = 0;
|
328 | 1f62d938 | bellard | break;
|
329 | 1f62d938 | bellard | default:
|
330 | 1f62d938 | bellard | can_write = 1;
|
331 | 1f62d938 | bellard | break;
|
332 | 1f62d938 | bellard | } |
333 | 0ac32c83 | bellard | break;
|
334 | 0ac32c83 | bellard | } |
335 | 0ac32c83 | bellard | if (can_write) {
|
336 | 7bf5be70 | bellard | d->config[addr] = val; |
337 | 0ac32c83 | bellard | } |
338 | 7bf5be70 | bellard | addr++; |
339 | 0ac32c83 | bellard | val >>= 8;
|
340 | 0ac32c83 | bellard | } |
341 | 0ac32c83 | bellard | |
342 | 0ac32c83 | bellard | end = address + len; |
343 | 0ac32c83 | bellard | if (end > PCI_COMMAND && address < (PCI_COMMAND + 2)) { |
344 | 0ac32c83 | bellard | /* if the command register is modified, we must modify the mappings */
|
345 | 0ac32c83 | bellard | pci_update_mappings(d); |
346 | 69b91039 | bellard | } |
347 | 69b91039 | bellard | } |
348 | 69b91039 | bellard | |
349 | 69b91039 | bellard | static void pci_data_write(void *opaque, uint32_t addr, |
350 | 69b91039 | bellard | uint32_t val, int len)
|
351 | 69b91039 | bellard | { |
352 | 30468f78 | bellard | PCIBus *s = opaque; |
353 | 30468f78 | bellard | PCIDevice *pci_dev; |
354 | 30468f78 | bellard | int config_addr, bus_num;
|
355 | 69b91039 | bellard | |
356 | 69b91039 | bellard | #if defined(DEBUG_PCI) && 0 |
357 | 69b91039 | bellard | printf("pci_data_write: addr=%08x val=%08x len=%d\n",
|
358 | 69b91039 | bellard | s->config_reg, val, len); |
359 | 69b91039 | bellard | #endif
|
360 | 69b91039 | bellard | if (!(s->config_reg & (1 << 31))) { |
361 | 69b91039 | bellard | return;
|
362 | 69b91039 | bellard | } |
363 | 30468f78 | bellard | bus_num = (s->config_reg >> 16) & 0xff; |
364 | 30468f78 | bellard | if (bus_num != 0) |
365 | 69b91039 | bellard | return;
|
366 | 30468f78 | bellard | pci_dev = s->devices[(s->config_reg >> 8) & 0xff]; |
367 | 69b91039 | bellard | if (!pci_dev)
|
368 | 69b91039 | bellard | return;
|
369 | 69b91039 | bellard | config_addr = (s->config_reg & 0xfc) | (addr & 3); |
370 | 69b91039 | bellard | #if defined(DEBUG_PCI)
|
371 | 69b91039 | bellard | printf("pci_config_write: %s: addr=%02x val=%08x len=%d\n",
|
372 | 69b91039 | bellard | pci_dev->name, config_addr, val, len); |
373 | 69b91039 | bellard | #endif
|
374 | 0ac32c83 | bellard | pci_dev->config_write(pci_dev, config_addr, val, len); |
375 | 69b91039 | bellard | } |
376 | 69b91039 | bellard | |
377 | 69b91039 | bellard | static uint32_t pci_data_read(void *opaque, uint32_t addr, |
378 | 69b91039 | bellard | int len)
|
379 | 69b91039 | bellard | { |
380 | 30468f78 | bellard | PCIBus *s = opaque; |
381 | 30468f78 | bellard | PCIDevice *pci_dev; |
382 | 30468f78 | bellard | int config_addr, bus_num;
|
383 | 69b91039 | bellard | uint32_t val; |
384 | 69b91039 | bellard | |
385 | 69b91039 | bellard | if (!(s->config_reg & (1 << 31))) |
386 | 69b91039 | bellard | goto fail;
|
387 | 30468f78 | bellard | bus_num = (s->config_reg >> 16) & 0xff; |
388 | 30468f78 | bellard | if (bus_num != 0) |
389 | 69b91039 | bellard | goto fail;
|
390 | 30468f78 | bellard | pci_dev = s->devices[(s->config_reg >> 8) & 0xff]; |
391 | 69b91039 | bellard | if (!pci_dev) {
|
392 | 69b91039 | bellard | fail:
|
393 | 63ce9e0a | bellard | switch(len) {
|
394 | 63ce9e0a | bellard | case 1: |
395 | 63ce9e0a | bellard | val = 0xff;
|
396 | 63ce9e0a | bellard | break;
|
397 | 63ce9e0a | bellard | case 2: |
398 | 63ce9e0a | bellard | val = 0xffff;
|
399 | 63ce9e0a | bellard | break;
|
400 | 63ce9e0a | bellard | default:
|
401 | 63ce9e0a | bellard | case 4: |
402 | 63ce9e0a | bellard | val = 0xffffffff;
|
403 | 63ce9e0a | bellard | break;
|
404 | 63ce9e0a | bellard | } |
405 | 69b91039 | bellard | goto the_end;
|
406 | 69b91039 | bellard | } |
407 | 69b91039 | bellard | config_addr = (s->config_reg & 0xfc) | (addr & 3); |
408 | 69b91039 | bellard | val = pci_dev->config_read(pci_dev, config_addr, len); |
409 | 69b91039 | bellard | #if defined(DEBUG_PCI)
|
410 | 69b91039 | bellard | printf("pci_config_read: %s: addr=%02x val=%08x len=%d\n",
|
411 | 69b91039 | bellard | pci_dev->name, config_addr, val, len); |
412 | 69b91039 | bellard | #endif
|
413 | 69b91039 | bellard | the_end:
|
414 | 69b91039 | bellard | #if defined(DEBUG_PCI) && 0 |
415 | 69b91039 | bellard | printf("pci_data_read: addr=%08x val=%08x len=%d\n",
|
416 | 69b91039 | bellard | s->config_reg, val, len); |
417 | 69b91039 | bellard | #endif
|
418 | 69b91039 | bellard | return val;
|
419 | 69b91039 | bellard | } |
420 | 69b91039 | bellard | |
421 | 69b91039 | bellard | static void pci_data_writeb(void* opaque, uint32_t addr, uint32_t val) |
422 | 69b91039 | bellard | { |
423 | 69b91039 | bellard | pci_data_write(opaque, addr, val, 1);
|
424 | 69b91039 | bellard | } |
425 | 69b91039 | bellard | |
426 | 69b91039 | bellard | static void pci_data_writew(void* opaque, uint32_t addr, uint32_t val) |
427 | 69b91039 | bellard | { |
428 | 69b91039 | bellard | pci_data_write(opaque, addr, val, 2);
|
429 | 69b91039 | bellard | } |
430 | 69b91039 | bellard | |
431 | 69b91039 | bellard | static void pci_data_writel(void* opaque, uint32_t addr, uint32_t val) |
432 | 69b91039 | bellard | { |
433 | 69b91039 | bellard | pci_data_write(opaque, addr, val, 4);
|
434 | 69b91039 | bellard | } |
435 | 69b91039 | bellard | |
436 | 69b91039 | bellard | static uint32_t pci_data_readb(void* opaque, uint32_t addr) |
437 | 69b91039 | bellard | { |
438 | 69b91039 | bellard | return pci_data_read(opaque, addr, 1); |
439 | 69b91039 | bellard | } |
440 | 69b91039 | bellard | |
441 | 69b91039 | bellard | static uint32_t pci_data_readw(void* opaque, uint32_t addr) |
442 | 69b91039 | bellard | { |
443 | 69b91039 | bellard | return pci_data_read(opaque, addr, 2); |
444 | 69b91039 | bellard | } |
445 | 69b91039 | bellard | |
446 | 69b91039 | bellard | static uint32_t pci_data_readl(void* opaque, uint32_t addr) |
447 | 69b91039 | bellard | { |
448 | 69b91039 | bellard | return pci_data_read(opaque, addr, 4); |
449 | 69b91039 | bellard | } |
450 | 69b91039 | bellard | |
451 | 69b91039 | bellard | /* i440FX PCI bridge */
|
452 | 69b91039 | bellard | |
453 | 30468f78 | bellard | static void piix3_set_irq(PCIDevice *pci_dev, int irq_num, int level); |
454 | 30468f78 | bellard | |
455 | 30468f78 | bellard | PCIBus *i440fx_init(void)
|
456 | 69b91039 | bellard | { |
457 | 30468f78 | bellard | PCIBus *s; |
458 | 69b91039 | bellard | PCIDevice *d; |
459 | 69b91039 | bellard | |
460 | 30468f78 | bellard | s = pci_register_bus(); |
461 | 30468f78 | bellard | s->set_irq = piix3_set_irq; |
462 | 30468f78 | bellard | |
463 | 0ac32c83 | bellard | register_ioport_write(0xcf8, 4, 4, pci_addr_writel, s); |
464 | 0ac32c83 | bellard | register_ioport_read(0xcf8, 4, 4, pci_addr_readl, s); |
465 | 69b91039 | bellard | |
466 | 69b91039 | bellard | register_ioport_write(0xcfc, 4, 1, pci_data_writeb, s); |
467 | 69b91039 | bellard | register_ioport_write(0xcfc, 4, 2, pci_data_writew, s); |
468 | 69b91039 | bellard | register_ioport_write(0xcfc, 4, 4, pci_data_writel, s); |
469 | 69b91039 | bellard | register_ioport_read(0xcfc, 4, 1, pci_data_readb, s); |
470 | 69b91039 | bellard | register_ioport_read(0xcfc, 4, 2, pci_data_readw, s); |
471 | 69b91039 | bellard | register_ioport_read(0xcfc, 4, 4, pci_data_readl, s); |
472 | 69b91039 | bellard | |
473 | 30468f78 | bellard | d = pci_register_device(s, "i440FX", sizeof(PCIDevice), 0, |
474 | 0ac32c83 | bellard | NULL, NULL); |
475 | 69b91039 | bellard | |
476 | 69b91039 | bellard | d->config[0x00] = 0x86; // vendor_id |
477 | 69b91039 | bellard | d->config[0x01] = 0x80; |
478 | 69b91039 | bellard | d->config[0x02] = 0x37; // device_id |
479 | 69b91039 | bellard | d->config[0x03] = 0x12; |
480 | 69b91039 | bellard | d->config[0x08] = 0x02; // revision |
481 | 358c6407 | bellard | d->config[0x0a] = 0x00; // class_sub = host2pci |
482 | 69b91039 | bellard | d->config[0x0b] = 0x06; // class_base = PCI_bridge |
483 | 358c6407 | bellard | d->config[0x0e] = 0x00; // header_type |
484 | 30468f78 | bellard | return s;
|
485 | 69b91039 | bellard | } |
486 | 69b91039 | bellard | |
487 | 0ac32c83 | bellard | /* PIIX3 PCI to ISA bridge */
|
488 | 0ac32c83 | bellard | |
489 | 0ac32c83 | bellard | typedef struct PIIX3State { |
490 | 0ac32c83 | bellard | PCIDevice dev; |
491 | 0ac32c83 | bellard | } PIIX3State; |
492 | 0ac32c83 | bellard | |
493 | 0ac32c83 | bellard | PIIX3State *piix3_state; |
494 | 0ac32c83 | bellard | |
495 | 30468f78 | bellard | /* return the global irq number corresponding to a given device irq
|
496 | 30468f78 | bellard | pin. We could also use the bus number to have a more precise
|
497 | 30468f78 | bellard | mapping. */
|
498 | 30468f78 | bellard | static inline int pci_slot_get_pirq(PCIDevice *pci_dev, int irq_num) |
499 | 30468f78 | bellard | { |
500 | 30468f78 | bellard | int slot_addend;
|
501 | 39d22439 | bellard | slot_addend = (pci_dev->devfn >> 3) - 1; |
502 | 30468f78 | bellard | return (irq_num + slot_addend) & 3; |
503 | 30468f78 | bellard | } |
504 | 30468f78 | bellard | |
505 | 72cc6cfe | bellard | static inline int get_pci_irq_level(int irq_num) |
506 | 72cc6cfe | bellard | { |
507 | 72cc6cfe | bellard | int pic_level;
|
508 | 72cc6cfe | bellard | #if (PCI_IRQ_WORDS == 2) |
509 | 72cc6cfe | bellard | pic_level = ((pci_irq_levels[irq_num][0] |
|
510 | 72cc6cfe | bellard | pci_irq_levels[irq_num][1]) != 0); |
511 | 72cc6cfe | bellard | #else
|
512 | 72cc6cfe | bellard | { |
513 | 72cc6cfe | bellard | int i;
|
514 | 72cc6cfe | bellard | pic_level = 0;
|
515 | 72cc6cfe | bellard | for(i = 0; i < PCI_IRQ_WORDS; i++) { |
516 | 72cc6cfe | bellard | if (pci_irq_levels[irq_num][i]) {
|
517 | 72cc6cfe | bellard | pic_level = 1;
|
518 | 72cc6cfe | bellard | break;
|
519 | 72cc6cfe | bellard | } |
520 | 72cc6cfe | bellard | } |
521 | 72cc6cfe | bellard | } |
522 | 72cc6cfe | bellard | #endif
|
523 | 72cc6cfe | bellard | return pic_level;
|
524 | 72cc6cfe | bellard | } |
525 | 72cc6cfe | bellard | |
526 | 30468f78 | bellard | static void piix3_set_irq(PCIDevice *pci_dev, int irq_num, int level) |
527 | 30468f78 | bellard | { |
528 | 30468f78 | bellard | int irq_index, shift, pic_irq, pic_level;
|
529 | 30468f78 | bellard | uint32_t *p; |
530 | 30468f78 | bellard | |
531 | 30468f78 | bellard | irq_num = pci_slot_get_pirq(pci_dev, irq_num); |
532 | 30468f78 | bellard | irq_index = pci_dev->irq_index; |
533 | 30468f78 | bellard | p = &pci_irq_levels[irq_num][irq_index >> 5];
|
534 | 30468f78 | bellard | shift = (irq_index & 0x1f);
|
535 | 30468f78 | bellard | *p = (*p & ~(1 << shift)) | (level << shift);
|
536 | 30468f78 | bellard | |
537 | 30468f78 | bellard | /* now we change the pic irq level according to the piix irq mappings */
|
538 | 72cc6cfe | bellard | /* XXX: optimize */
|
539 | 30468f78 | bellard | pic_irq = piix3_state->dev.config[0x60 + irq_num];
|
540 | 30468f78 | bellard | if (pic_irq < 16) { |
541 | 30468f78 | bellard | /* the pic level is the logical OR of all the PCI irqs mapped
|
542 | 30468f78 | bellard | to it */
|
543 | 30468f78 | bellard | pic_level = 0;
|
544 | 72cc6cfe | bellard | if (pic_irq == piix3_state->dev.config[0x60]) |
545 | 72cc6cfe | bellard | pic_level |= get_pci_irq_level(0);
|
546 | 72cc6cfe | bellard | if (pic_irq == piix3_state->dev.config[0x61]) |
547 | 72cc6cfe | bellard | pic_level |= get_pci_irq_level(1);
|
548 | 72cc6cfe | bellard | if (pic_irq == piix3_state->dev.config[0x62]) |
549 | 72cc6cfe | bellard | pic_level |= get_pci_irq_level(2);
|
550 | 72cc6cfe | bellard | if (pic_irq == piix3_state->dev.config[0x63]) |
551 | 72cc6cfe | bellard | pic_level |= get_pci_irq_level(3);
|
552 | 30468f78 | bellard | pic_set_irq(pic_irq, pic_level); |
553 | 30468f78 | bellard | } |
554 | 30468f78 | bellard | } |
555 | 30468f78 | bellard | |
556 | 0ac32c83 | bellard | static void piix3_reset(PIIX3State *d) |
557 | 0ac32c83 | bellard | { |
558 | 0ac32c83 | bellard | uint8_t *pci_conf = d->dev.config; |
559 | 0ac32c83 | bellard | |
560 | 0ac32c83 | bellard | pci_conf[0x04] = 0x07; // master, memory and I/O |
561 | 0ac32c83 | bellard | pci_conf[0x05] = 0x00; |
562 | 0ac32c83 | bellard | pci_conf[0x06] = 0x00; |
563 | 0ac32c83 | bellard | pci_conf[0x07] = 0x02; // PCI_status_devsel_medium |
564 | 0ac32c83 | bellard | pci_conf[0x4c] = 0x4d; |
565 | 0ac32c83 | bellard | pci_conf[0x4e] = 0x03; |
566 | 0ac32c83 | bellard | pci_conf[0x4f] = 0x00; |
567 | 0ac32c83 | bellard | pci_conf[0x60] = 0x80; |
568 | 0ac32c83 | bellard | pci_conf[0x69] = 0x02; |
569 | 0ac32c83 | bellard | pci_conf[0x70] = 0x80; |
570 | 0ac32c83 | bellard | pci_conf[0x76] = 0x0c; |
571 | 0ac32c83 | bellard | pci_conf[0x77] = 0x0c; |
572 | 0ac32c83 | bellard | pci_conf[0x78] = 0x02; |
573 | 0ac32c83 | bellard | pci_conf[0x79] = 0x00; |
574 | 0ac32c83 | bellard | pci_conf[0x80] = 0x00; |
575 | 0ac32c83 | bellard | pci_conf[0x82] = 0x00; |
576 | 0ac32c83 | bellard | pci_conf[0xa0] = 0x08; |
577 | 0ac32c83 | bellard | pci_conf[0xa0] = 0x08; |
578 | 0ac32c83 | bellard | pci_conf[0xa2] = 0x00; |
579 | 0ac32c83 | bellard | pci_conf[0xa3] = 0x00; |
580 | 0ac32c83 | bellard | pci_conf[0xa4] = 0x00; |
581 | 0ac32c83 | bellard | pci_conf[0xa5] = 0x00; |
582 | 0ac32c83 | bellard | pci_conf[0xa6] = 0x00; |
583 | 0ac32c83 | bellard | pci_conf[0xa7] = 0x00; |
584 | 0ac32c83 | bellard | pci_conf[0xa8] = 0x0f; |
585 | 0ac32c83 | bellard | pci_conf[0xaa] = 0x00; |
586 | 0ac32c83 | bellard | pci_conf[0xab] = 0x00; |
587 | 0ac32c83 | bellard | pci_conf[0xac] = 0x00; |
588 | 0ac32c83 | bellard | pci_conf[0xae] = 0x00; |
589 | 0ac32c83 | bellard | } |
590 | 0ac32c83 | bellard | |
591 | 30468f78 | bellard | void piix3_init(PCIBus *bus)
|
592 | 0ac32c83 | bellard | { |
593 | 0ac32c83 | bellard | PIIX3State *d; |
594 | 0ac32c83 | bellard | uint8_t *pci_conf; |
595 | 0ac32c83 | bellard | |
596 | 30468f78 | bellard | d = (PIIX3State *)pci_register_device(bus, "PIIX3", sizeof(PIIX3State), |
597 | 30468f78 | bellard | -1, NULL, NULL); |
598 | 30ca2aab | bellard | register_savevm("PIIX3", 0, 1, generic_pci_save, generic_pci_load, d); |
599 | 30ca2aab | bellard | |
600 | 0ac32c83 | bellard | piix3_state = d; |
601 | 0ac32c83 | bellard | pci_conf = d->dev.config; |
602 | 0ac32c83 | bellard | |
603 | 0ac32c83 | bellard | pci_conf[0x00] = 0x86; // Intel |
604 | 0ac32c83 | bellard | pci_conf[0x01] = 0x80; |
605 | 0ac32c83 | bellard | pci_conf[0x02] = 0x00; // 82371SB PIIX3 PCI-to-ISA bridge (Step A1) |
606 | 0ac32c83 | bellard | pci_conf[0x03] = 0x70; |
607 | 0ac32c83 | bellard | pci_conf[0x0a] = 0x01; // class_sub = PCI_ISA |
608 | 0ac32c83 | bellard | pci_conf[0x0b] = 0x06; // class_base = PCI_bridge |
609 | 0ac32c83 | bellard | pci_conf[0x0e] = 0x80; // header_type = PCI_multifunction, generic |
610 | 0ac32c83 | bellard | |
611 | 0ac32c83 | bellard | piix3_reset(d); |
612 | 0ac32c83 | bellard | } |
613 | 0ac32c83 | bellard | |
614 | 77d4bc34 | bellard | /* PREP pci init */
|
615 | 77d4bc34 | bellard | |
616 | 30468f78 | bellard | static inline void set_config(PCIBus *s, target_phys_addr_t addr) |
617 | 77d4bc34 | bellard | { |
618 | 77d4bc34 | bellard | int devfn, i;
|
619 | 77d4bc34 | bellard | |
620 | 77d4bc34 | bellard | for(i = 0; i < 11; i++) { |
621 | 77d4bc34 | bellard | if ((addr & (1 << (11 + i))) != 0) |
622 | 77d4bc34 | bellard | break;
|
623 | 77d4bc34 | bellard | } |
624 | 77d4bc34 | bellard | devfn = ((addr >> 8) & 7) | (i << 3); |
625 | 77d4bc34 | bellard | s->config_reg = 0x80000000 | (addr & 0xfc) | (devfn << 8); |
626 | 77d4bc34 | bellard | } |
627 | 77d4bc34 | bellard | |
628 | 8a8696a3 | bellard | static void PPC_PCIIO_writeb (void *opaque, target_phys_addr_t addr, uint32_t val) |
629 | 77d4bc34 | bellard | { |
630 | 30468f78 | bellard | PCIBus *s = opaque; |
631 | 77d4bc34 | bellard | set_config(s, addr); |
632 | 77d4bc34 | bellard | pci_data_write(s, addr, val, 1);
|
633 | 77d4bc34 | bellard | } |
634 | 77d4bc34 | bellard | |
635 | 8a8696a3 | bellard | static void PPC_PCIIO_writew (void *opaque, target_phys_addr_t addr, uint32_t val) |
636 | 77d4bc34 | bellard | { |
637 | 30468f78 | bellard | PCIBus *s = opaque; |
638 | 77d4bc34 | bellard | set_config(s, addr); |
639 | 77d4bc34 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
640 | 77d4bc34 | bellard | val = bswap16(val); |
641 | 77d4bc34 | bellard | #endif
|
642 | 77d4bc34 | bellard | pci_data_write(s, addr, val, 2);
|
643 | 77d4bc34 | bellard | } |
644 | 77d4bc34 | bellard | |
645 | 8a8696a3 | bellard | static void PPC_PCIIO_writel (void *opaque, target_phys_addr_t addr, uint32_t val) |
646 | 77d4bc34 | bellard | { |
647 | 30468f78 | bellard | PCIBus *s = opaque; |
648 | 77d4bc34 | bellard | set_config(s, addr); |
649 | 77d4bc34 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
650 | 77d4bc34 | bellard | val = bswap32(val); |
651 | 77d4bc34 | bellard | #endif
|
652 | 77d4bc34 | bellard | pci_data_write(s, addr, val, 4);
|
653 | 77d4bc34 | bellard | } |
654 | 77d4bc34 | bellard | |
655 | 8a8696a3 | bellard | static uint32_t PPC_PCIIO_readb (void *opaque, target_phys_addr_t addr) |
656 | 77d4bc34 | bellard | { |
657 | 30468f78 | bellard | PCIBus *s = opaque; |
658 | 77d4bc34 | bellard | uint32_t val; |
659 | 77d4bc34 | bellard | set_config(s, addr); |
660 | 77d4bc34 | bellard | val = pci_data_read(s, addr, 1);
|
661 | 77d4bc34 | bellard | return val;
|
662 | 77d4bc34 | bellard | } |
663 | 77d4bc34 | bellard | |
664 | 8a8696a3 | bellard | static uint32_t PPC_PCIIO_readw (void *opaque, target_phys_addr_t addr) |
665 | 77d4bc34 | bellard | { |
666 | 30468f78 | bellard | PCIBus *s = opaque; |
667 | 77d4bc34 | bellard | uint32_t val; |
668 | 77d4bc34 | bellard | set_config(s, addr); |
669 | 77d4bc34 | bellard | val = pci_data_read(s, addr, 2);
|
670 | 77d4bc34 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
671 | 77d4bc34 | bellard | val = bswap16(val); |
672 | 77d4bc34 | bellard | #endif
|
673 | 77d4bc34 | bellard | return val;
|
674 | 77d4bc34 | bellard | } |
675 | 77d4bc34 | bellard | |
676 | 8a8696a3 | bellard | static uint32_t PPC_PCIIO_readl (void *opaque, target_phys_addr_t addr) |
677 | 77d4bc34 | bellard | { |
678 | 30468f78 | bellard | PCIBus *s = opaque; |
679 | 77d4bc34 | bellard | uint32_t val; |
680 | 77d4bc34 | bellard | set_config(s, addr); |
681 | 77d4bc34 | bellard | val = pci_data_read(s, addr, 4);
|
682 | 77d4bc34 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
683 | 77d4bc34 | bellard | val = bswap32(val); |
684 | 77d4bc34 | bellard | #endif
|
685 | 77d4bc34 | bellard | return val;
|
686 | 77d4bc34 | bellard | } |
687 | 77d4bc34 | bellard | |
688 | 77d4bc34 | bellard | static CPUWriteMemoryFunc *PPC_PCIIO_write[] = {
|
689 | 77d4bc34 | bellard | &PPC_PCIIO_writeb, |
690 | 77d4bc34 | bellard | &PPC_PCIIO_writew, |
691 | 77d4bc34 | bellard | &PPC_PCIIO_writel, |
692 | 77d4bc34 | bellard | }; |
693 | 77d4bc34 | bellard | |
694 | 77d4bc34 | bellard | static CPUReadMemoryFunc *PPC_PCIIO_read[] = {
|
695 | 77d4bc34 | bellard | &PPC_PCIIO_readb, |
696 | 77d4bc34 | bellard | &PPC_PCIIO_readw, |
697 | 77d4bc34 | bellard | &PPC_PCIIO_readl, |
698 | 77d4bc34 | bellard | }; |
699 | 77d4bc34 | bellard | |
700 | 30468f78 | bellard | static void prep_set_irq(PCIDevice *d, int irq_num, int level) |
701 | 30468f78 | bellard | { |
702 | 30468f78 | bellard | /* XXX: we do not simulate the hardware - we rely on the BIOS to
|
703 | 30468f78 | bellard | set correctly for irq line field */
|
704 | 30468f78 | bellard | pic_set_irq(d->config[PCI_INTERRUPT_LINE], level); |
705 | 30468f78 | bellard | } |
706 | 30468f78 | bellard | |
707 | 30468f78 | bellard | PCIBus *pci_prep_init(void)
|
708 | 77d4bc34 | bellard | { |
709 | 30468f78 | bellard | PCIBus *s; |
710 | 77d4bc34 | bellard | PCIDevice *d; |
711 | 77d4bc34 | bellard | int PPC_io_memory;
|
712 | 77d4bc34 | bellard | |
713 | 30468f78 | bellard | s = pci_register_bus(); |
714 | 30468f78 | bellard | s->set_irq = prep_set_irq; |
715 | 30468f78 | bellard | |
716 | da9b266b | bellard | register_ioport_write(0xcf8, 4, 4, pci_addr_writel, s); |
717 | da9b266b | bellard | register_ioport_read(0xcf8, 4, 4, pci_addr_readl, s); |
718 | da9b266b | bellard | |
719 | da9b266b | bellard | register_ioport_write(0xcfc, 4, 1, pci_data_writeb, s); |
720 | da9b266b | bellard | register_ioport_write(0xcfc, 4, 2, pci_data_writew, s); |
721 | da9b266b | bellard | register_ioport_write(0xcfc, 4, 4, pci_data_writel, s); |
722 | da9b266b | bellard | register_ioport_read(0xcfc, 4, 1, pci_data_readb, s); |
723 | da9b266b | bellard | register_ioport_read(0xcfc, 4, 2, pci_data_readw, s); |
724 | da9b266b | bellard | register_ioport_read(0xcfc, 4, 4, pci_data_readl, s); |
725 | da9b266b | bellard | |
726 | 8a8696a3 | bellard | PPC_io_memory = cpu_register_io_memory(0, PPC_PCIIO_read,
|
727 | 8a8696a3 | bellard | PPC_PCIIO_write, s); |
728 | 77d4bc34 | bellard | cpu_register_physical_memory(0x80800000, 0x00400000, PPC_io_memory); |
729 | 77d4bc34 | bellard | |
730 | 384d8876 | bellard | /* PCI host bridge */
|
731 | 384d8876 | bellard | d = pci_register_device(s, "PREP Host Bridge - Motorola Raven",
|
732 | 384d8876 | bellard | sizeof(PCIDevice), 0, NULL, NULL); |
733 | 384d8876 | bellard | d->config[0x00] = 0x57; // vendor_id : Motorola |
734 | 77d4bc34 | bellard | d->config[0x01] = 0x10; |
735 | 384d8876 | bellard | d->config[0x02] = 0x01; // device_id : Raven |
736 | 384d8876 | bellard | d->config[0x03] = 0x48; |
737 | 384d8876 | bellard | d->config[0x08] = 0x00; // revision |
738 | 384d8876 | bellard | d->config[0x0A] = 0x00; // class_sub = pci host |
739 | 384d8876 | bellard | d->config[0x0B] = 0x06; // class_base = PCI_bridge |
740 | 384d8876 | bellard | d->config[0x0C] = 0x08; // cache_line_size |
741 | 384d8876 | bellard | d->config[0x0D] = 0x10; // latency_timer |
742 | 384d8876 | bellard | d->config[0x0E] = 0x00; // header_type |
743 | 384d8876 | bellard | d->config[0x34] = 0x00; // capabilities_pointer |
744 | 384d8876 | bellard | |
745 | 30468f78 | bellard | return s;
|
746 | 77d4bc34 | bellard | } |
747 | 77d4bc34 | bellard | |
748 | 77d4bc34 | bellard | |
749 | f2aa58c6 | bellard | /* Grackle PCI host */
|
750 | f2aa58c6 | bellard | static void pci_grackle_config_writel (void *opaque, target_phys_addr_t addr, |
751 | f2aa58c6 | bellard | uint32_t val) |
752 | 77d4bc34 | bellard | { |
753 | 30468f78 | bellard | PCIBus *s = opaque; |
754 | 77d4bc34 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
755 | 77d4bc34 | bellard | val = bswap32(val); |
756 | 77d4bc34 | bellard | #endif
|
757 | 77d4bc34 | bellard | s->config_reg = val; |
758 | 77d4bc34 | bellard | } |
759 | 77d4bc34 | bellard | |
760 | f2aa58c6 | bellard | static uint32_t pci_grackle_config_readl (void *opaque, target_phys_addr_t addr) |
761 | 77d4bc34 | bellard | { |
762 | 30468f78 | bellard | PCIBus *s = opaque; |
763 | 77d4bc34 | bellard | uint32_t val; |
764 | 77d4bc34 | bellard | |
765 | 77d4bc34 | bellard | val = s->config_reg; |
766 | 77d4bc34 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
767 | 77d4bc34 | bellard | val = bswap32(val); |
768 | 77d4bc34 | bellard | #endif
|
769 | 77d4bc34 | bellard | return val;
|
770 | 77d4bc34 | bellard | } |
771 | 77d4bc34 | bellard | |
772 | f2aa58c6 | bellard | static CPUWriteMemoryFunc *pci_grackle_config_write[] = {
|
773 | f2aa58c6 | bellard | &pci_grackle_config_writel, |
774 | f2aa58c6 | bellard | &pci_grackle_config_writel, |
775 | f2aa58c6 | bellard | &pci_grackle_config_writel, |
776 | 77d4bc34 | bellard | }; |
777 | 77d4bc34 | bellard | |
778 | f2aa58c6 | bellard | static CPUReadMemoryFunc *pci_grackle_config_read[] = {
|
779 | f2aa58c6 | bellard | &pci_grackle_config_readl, |
780 | f2aa58c6 | bellard | &pci_grackle_config_readl, |
781 | f2aa58c6 | bellard | &pci_grackle_config_readl, |
782 | 77d4bc34 | bellard | }; |
783 | 77d4bc34 | bellard | |
784 | f2aa58c6 | bellard | static void pci_grackle_writeb (void *opaque, target_phys_addr_t addr, |
785 | f2aa58c6 | bellard | uint32_t val) |
786 | 77d4bc34 | bellard | { |
787 | 30468f78 | bellard | PCIBus *s = opaque; |
788 | 77d4bc34 | bellard | pci_data_write(s, addr, val, 1);
|
789 | 77d4bc34 | bellard | } |
790 | 77d4bc34 | bellard | |
791 | f2aa58c6 | bellard | static void pci_grackle_writew (void *opaque, target_phys_addr_t addr, |
792 | f2aa58c6 | bellard | uint32_t val) |
793 | 77d4bc34 | bellard | { |
794 | 30468f78 | bellard | PCIBus *s = opaque; |
795 | 77d4bc34 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
796 | 77d4bc34 | bellard | val = bswap16(val); |
797 | 77d4bc34 | bellard | #endif
|
798 | 77d4bc34 | bellard | pci_data_write(s, addr, val, 2);
|
799 | 77d4bc34 | bellard | } |
800 | 77d4bc34 | bellard | |
801 | f2aa58c6 | bellard | static void pci_grackle_writel (void *opaque, target_phys_addr_t addr, |
802 | f2aa58c6 | bellard | uint32_t val) |
803 | 77d4bc34 | bellard | { |
804 | 30468f78 | bellard | PCIBus *s = opaque; |
805 | 77d4bc34 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
806 | 77d4bc34 | bellard | val = bswap32(val); |
807 | 77d4bc34 | bellard | #endif
|
808 | 77d4bc34 | bellard | pci_data_write(s, addr, val, 4);
|
809 | 77d4bc34 | bellard | } |
810 | 77d4bc34 | bellard | |
811 | f2aa58c6 | bellard | static uint32_t pci_grackle_readb (void *opaque, target_phys_addr_t addr) |
812 | 77d4bc34 | bellard | { |
813 | 30468f78 | bellard | PCIBus *s = opaque; |
814 | 77d4bc34 | bellard | uint32_t val; |
815 | 77d4bc34 | bellard | val = pci_data_read(s, addr, 1);
|
816 | 77d4bc34 | bellard | return val;
|
817 | 77d4bc34 | bellard | } |
818 | 77d4bc34 | bellard | |
819 | f2aa58c6 | bellard | static uint32_t pci_grackle_readw (void *opaque, target_phys_addr_t addr) |
820 | 77d4bc34 | bellard | { |
821 | 30468f78 | bellard | PCIBus *s = opaque; |
822 | 77d4bc34 | bellard | uint32_t val; |
823 | 77d4bc34 | bellard | val = pci_data_read(s, addr, 2);
|
824 | 77d4bc34 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
825 | 77d4bc34 | bellard | val = bswap16(val); |
826 | 77d4bc34 | bellard | #endif
|
827 | 77d4bc34 | bellard | return val;
|
828 | 77d4bc34 | bellard | } |
829 | 77d4bc34 | bellard | |
830 | f2aa58c6 | bellard | static uint32_t pci_grackle_readl (void *opaque, target_phys_addr_t addr) |
831 | f2aa58c6 | bellard | { |
832 | 30468f78 | bellard | PCIBus *s = opaque; |
833 | f2aa58c6 | bellard | uint32_t val; |
834 | f2aa58c6 | bellard | |
835 | f2aa58c6 | bellard | val = pci_data_read(s, addr, 4);
|
836 | f2aa58c6 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
837 | f2aa58c6 | bellard | val = bswap32(val); |
838 | f2aa58c6 | bellard | #endif
|
839 | f2aa58c6 | bellard | return val;
|
840 | f2aa58c6 | bellard | } |
841 | f2aa58c6 | bellard | |
842 | f2aa58c6 | bellard | static CPUWriteMemoryFunc *pci_grackle_write[] = {
|
843 | f2aa58c6 | bellard | &pci_grackle_writeb, |
844 | f2aa58c6 | bellard | &pci_grackle_writew, |
845 | f2aa58c6 | bellard | &pci_grackle_writel, |
846 | f2aa58c6 | bellard | }; |
847 | f2aa58c6 | bellard | |
848 | f2aa58c6 | bellard | static CPUReadMemoryFunc *pci_grackle_read[] = {
|
849 | f2aa58c6 | bellard | &pci_grackle_readb, |
850 | f2aa58c6 | bellard | &pci_grackle_readw, |
851 | f2aa58c6 | bellard | &pci_grackle_readl, |
852 | f2aa58c6 | bellard | }; |
853 | 384d8876 | bellard | |
854 | 384d8876 | bellard | void pci_set_pic(PCIBus *bus, SetIRQFunc *set_irq, void *irq_opaque) |
855 | 384d8876 | bellard | { |
856 | 384d8876 | bellard | bus->low_set_irq = set_irq; |
857 | 384d8876 | bellard | bus->irq_opaque = irq_opaque; |
858 | 384d8876 | bellard | } |
859 | 384d8876 | bellard | |
860 | 384d8876 | bellard | /* XXX: we do not simulate the hardware - we rely on the BIOS to
|
861 | 384d8876 | bellard | set correctly for irq line field */
|
862 | 384d8876 | bellard | static void pci_set_irq_simple(PCIDevice *d, int irq_num, int level) |
863 | 384d8876 | bellard | { |
864 | 384d8876 | bellard | PCIBus *s = d->bus; |
865 | 384d8876 | bellard | s->low_set_irq(s->irq_opaque, d->config[PCI_INTERRUPT_LINE], level); |
866 | 384d8876 | bellard | } |
867 | 384d8876 | bellard | |
868 | 384d8876 | bellard | PCIBus *pci_grackle_init(uint32_t base) |
869 | 384d8876 | bellard | { |
870 | 384d8876 | bellard | PCIBus *s; |
871 | 384d8876 | bellard | PCIDevice *d; |
872 | 384d8876 | bellard | int pci_mem_config, pci_mem_data;
|
873 | 384d8876 | bellard | |
874 | 384d8876 | bellard | s = pci_register_bus(); |
875 | 384d8876 | bellard | s->set_irq = pci_set_irq_simple; |
876 | 384d8876 | bellard | |
877 | 384d8876 | bellard | pci_mem_config = cpu_register_io_memory(0, pci_grackle_config_read,
|
878 | 384d8876 | bellard | pci_grackle_config_write, s); |
879 | 384d8876 | bellard | pci_mem_data = cpu_register_io_memory(0, pci_grackle_read,
|
880 | 384d8876 | bellard | pci_grackle_write, s); |
881 | 384d8876 | bellard | cpu_register_physical_memory(base, 0x1000, pci_mem_config);
|
882 | 384d8876 | bellard | cpu_register_physical_memory(base + 0x00200000, 0x1000, pci_mem_data); |
883 | 384d8876 | bellard | d = pci_register_device(s, "Grackle host bridge", sizeof(PCIDevice), |
884 | 384d8876 | bellard | 0, NULL, NULL); |
885 | 384d8876 | bellard | d->config[0x00] = 0x57; // vendor_id |
886 | 384d8876 | bellard | d->config[0x01] = 0x10; |
887 | 384d8876 | bellard | d->config[0x02] = 0x02; // device_id |
888 | 384d8876 | bellard | d->config[0x03] = 0x00; |
889 | 384d8876 | bellard | d->config[0x08] = 0x00; // revision |
890 | 384d8876 | bellard | d->config[0x09] = 0x01; |
891 | 384d8876 | bellard | d->config[0x0a] = 0x00; // class_sub = host |
892 | 384d8876 | bellard | d->config[0x0b] = 0x06; // class_base = PCI_bridge |
893 | 384d8876 | bellard | d->config[0x0e] = 0x00; // header_type |
894 | 384d8876 | bellard | |
895 | 384d8876 | bellard | d->config[0x18] = 0x00; // primary_bus |
896 | 384d8876 | bellard | d->config[0x19] = 0x01; // secondary_bus |
897 | 384d8876 | bellard | d->config[0x1a] = 0x00; // subordinate_bus |
898 | 384d8876 | bellard | d->config[0x1c] = 0x00; |
899 | 384d8876 | bellard | d->config[0x1d] = 0x00; |
900 | 384d8876 | bellard | |
901 | 384d8876 | bellard | d->config[0x20] = 0x00; // memory_base |
902 | 384d8876 | bellard | d->config[0x21] = 0x00; |
903 | 384d8876 | bellard | d->config[0x22] = 0x01; // memory_limit |
904 | 384d8876 | bellard | d->config[0x23] = 0x00; |
905 | 384d8876 | bellard | |
906 | 384d8876 | bellard | d->config[0x24] = 0x00; // prefetchable_memory_base |
907 | 384d8876 | bellard | d->config[0x25] = 0x00; |
908 | 384d8876 | bellard | d->config[0x26] = 0x00; // prefetchable_memory_limit |
909 | 384d8876 | bellard | d->config[0x27] = 0x00; |
910 | 384d8876 | bellard | |
911 | 384d8876 | bellard | #if 0
|
912 | 384d8876 | bellard | /* PCI2PCI bridge same values as PearPC - check this */
|
913 | 384d8876 | bellard | d->config[0x00] = 0x11; // vendor_id
|
914 | 384d8876 | bellard | d->config[0x01] = 0x10;
|
915 | 384d8876 | bellard | d->config[0x02] = 0x26; // device_id
|
916 | 384d8876 | bellard | d->config[0x03] = 0x00;
|
917 | 384d8876 | bellard | d->config[0x08] = 0x02; // revision
|
918 | 384d8876 | bellard | d->config[0x0a] = 0x04; // class_sub = pci2pci
|
919 | 384d8876 | bellard | d->config[0x0b] = 0x06; // class_base = PCI_bridge
|
920 | 384d8876 | bellard | d->config[0x0e] = 0x01; // header_type
|
921 | 384d8876 | bellard | |
922 | 384d8876 | bellard | d->config[0x18] = 0x0; // primary_bus
|
923 | 384d8876 | bellard | d->config[0x19] = 0x1; // secondary_bus
|
924 | 384d8876 | bellard | d->config[0x1a] = 0x1; // subordinate_bus
|
925 | 384d8876 | bellard | d->config[0x1c] = 0x10; // io_base
|
926 | 384d8876 | bellard | d->config[0x1d] = 0x20; // io_limit
|
927 | 384d8876 | bellard |
|
928 | 384d8876 | bellard | d->config[0x20] = 0x80; // memory_base
|
929 | 384d8876 | bellard | d->config[0x21] = 0x80;
|
930 | 384d8876 | bellard | d->config[0x22] = 0x90; // memory_limit
|
931 | 384d8876 | bellard | d->config[0x23] = 0x80;
|
932 | 384d8876 | bellard |
|
933 | 384d8876 | bellard | d->config[0x24] = 0x00; // prefetchable_memory_base
|
934 | 384d8876 | bellard | d->config[0x25] = 0x84;
|
935 | 384d8876 | bellard | d->config[0x26] = 0x00; // prefetchable_memory_limit
|
936 | 384d8876 | bellard | d->config[0x27] = 0x85;
|
937 | 30468f78 | bellard | #endif
|
938 | 384d8876 | bellard | return s;
|
939 | 384d8876 | bellard | } |
940 | f2aa58c6 | bellard | |
941 | f2aa58c6 | bellard | /* Uninorth PCI host (for all Mac99 and newer machines */
|
942 | f2aa58c6 | bellard | static void pci_unin_main_config_writel (void *opaque, target_phys_addr_t addr, |
943 | f2aa58c6 | bellard | uint32_t val) |
944 | f2aa58c6 | bellard | { |
945 | 30468f78 | bellard | PCIBus *s = opaque; |
946 | f2aa58c6 | bellard | int i;
|
947 | f2aa58c6 | bellard | |
948 | f2aa58c6 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
949 | f2aa58c6 | bellard | val = bswap32(val); |
950 | f2aa58c6 | bellard | #endif
|
951 | f2aa58c6 | bellard | |
952 | f2aa58c6 | bellard | for (i = 11; i < 32; i++) { |
953 | f2aa58c6 | bellard | if ((val & (1 << i)) != 0) |
954 | f2aa58c6 | bellard | break;
|
955 | f2aa58c6 | bellard | } |
956 | f2aa58c6 | bellard | #if 0
|
957 | f2aa58c6 | bellard | s->config_reg = 0x80000000 | (1 << 16) | (val & 0x7FC) | (i << 11);
|
958 | f2aa58c6 | bellard | #else
|
959 | f2aa58c6 | bellard | s->config_reg = 0x80000000 | (0 << 16) | (val & 0x7FC) | (i << 11); |
960 | f2aa58c6 | bellard | #endif
|
961 | f2aa58c6 | bellard | } |
962 | f2aa58c6 | bellard | |
963 | f2aa58c6 | bellard | static uint32_t pci_unin_main_config_readl (void *opaque, |
964 | f2aa58c6 | bellard | target_phys_addr_t addr) |
965 | f2aa58c6 | bellard | { |
966 | 30468f78 | bellard | PCIBus *s = opaque; |
967 | f2aa58c6 | bellard | uint32_t val; |
968 | f2aa58c6 | bellard | int devfn;
|
969 | f2aa58c6 | bellard | |
970 | f2aa58c6 | bellard | devfn = (s->config_reg >> 8) & 0xFF; |
971 | f2aa58c6 | bellard | val = (1 << (devfn >> 3)) | ((devfn & 0x07) << 8) | (s->config_reg & 0xFC); |
972 | f2aa58c6 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
973 | f2aa58c6 | bellard | val = bswap32(val); |
974 | f2aa58c6 | bellard | #endif
|
975 | f2aa58c6 | bellard | |
976 | f2aa58c6 | bellard | return val;
|
977 | f2aa58c6 | bellard | } |
978 | f2aa58c6 | bellard | |
979 | f2aa58c6 | bellard | static CPUWriteMemoryFunc *pci_unin_main_config_write[] = {
|
980 | f2aa58c6 | bellard | &pci_unin_main_config_writel, |
981 | f2aa58c6 | bellard | &pci_unin_main_config_writel, |
982 | f2aa58c6 | bellard | &pci_unin_main_config_writel, |
983 | f2aa58c6 | bellard | }; |
984 | f2aa58c6 | bellard | |
985 | f2aa58c6 | bellard | static CPUReadMemoryFunc *pci_unin_main_config_read[] = {
|
986 | f2aa58c6 | bellard | &pci_unin_main_config_readl, |
987 | f2aa58c6 | bellard | &pci_unin_main_config_readl, |
988 | f2aa58c6 | bellard | &pci_unin_main_config_readl, |
989 | f2aa58c6 | bellard | }; |
990 | f2aa58c6 | bellard | |
991 | f2aa58c6 | bellard | static void pci_unin_main_writeb (void *opaque, target_phys_addr_t addr, |
992 | f2aa58c6 | bellard | uint32_t val) |
993 | f2aa58c6 | bellard | { |
994 | 30468f78 | bellard | PCIBus *s = opaque; |
995 | f2aa58c6 | bellard | pci_data_write(s, addr & 7, val, 1); |
996 | f2aa58c6 | bellard | } |
997 | f2aa58c6 | bellard | |
998 | f2aa58c6 | bellard | static void pci_unin_main_writew (void *opaque, target_phys_addr_t addr, |
999 | f2aa58c6 | bellard | uint32_t val) |
1000 | f2aa58c6 | bellard | { |
1001 | 30468f78 | bellard | PCIBus *s = opaque; |
1002 | f2aa58c6 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
1003 | f2aa58c6 | bellard | val = bswap16(val); |
1004 | f2aa58c6 | bellard | #endif
|
1005 | f2aa58c6 | bellard | pci_data_write(s, addr & 7, val, 2); |
1006 | f2aa58c6 | bellard | } |
1007 | f2aa58c6 | bellard | |
1008 | f2aa58c6 | bellard | static void pci_unin_main_writel (void *opaque, target_phys_addr_t addr, |
1009 | f2aa58c6 | bellard | uint32_t val) |
1010 | f2aa58c6 | bellard | { |
1011 | 30468f78 | bellard | PCIBus *s = opaque; |
1012 | f2aa58c6 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
1013 | f2aa58c6 | bellard | val = bswap32(val); |
1014 | f2aa58c6 | bellard | #endif
|
1015 | f2aa58c6 | bellard | pci_data_write(s, addr & 7, val, 4); |
1016 | f2aa58c6 | bellard | } |
1017 | f2aa58c6 | bellard | |
1018 | f2aa58c6 | bellard | static uint32_t pci_unin_main_readb (void *opaque, target_phys_addr_t addr) |
1019 | f2aa58c6 | bellard | { |
1020 | 30468f78 | bellard | PCIBus *s = opaque; |
1021 | f2aa58c6 | bellard | uint32_t val; |
1022 | f2aa58c6 | bellard | |
1023 | f2aa58c6 | bellard | val = pci_data_read(s, addr & 7, 1); |
1024 | f2aa58c6 | bellard | |
1025 | f2aa58c6 | bellard | return val;
|
1026 | f2aa58c6 | bellard | } |
1027 | f2aa58c6 | bellard | |
1028 | f2aa58c6 | bellard | static uint32_t pci_unin_main_readw (void *opaque, target_phys_addr_t addr) |
1029 | f2aa58c6 | bellard | { |
1030 | 30468f78 | bellard | PCIBus *s = opaque; |
1031 | f2aa58c6 | bellard | uint32_t val; |
1032 | f2aa58c6 | bellard | |
1033 | f2aa58c6 | bellard | val = pci_data_read(s, addr & 7, 2); |
1034 | f2aa58c6 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
1035 | f2aa58c6 | bellard | val = bswap16(val); |
1036 | f2aa58c6 | bellard | #endif
|
1037 | f2aa58c6 | bellard | |
1038 | f2aa58c6 | bellard | return val;
|
1039 | f2aa58c6 | bellard | } |
1040 | f2aa58c6 | bellard | |
1041 | f2aa58c6 | bellard | static uint32_t pci_unin_main_readl (void *opaque, target_phys_addr_t addr) |
1042 | 77d4bc34 | bellard | { |
1043 | 30468f78 | bellard | PCIBus *s = opaque; |
1044 | 77d4bc34 | bellard | uint32_t val; |
1045 | 77d4bc34 | bellard | |
1046 | 77d4bc34 | bellard | val = pci_data_read(s, addr, 4);
|
1047 | 77d4bc34 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
1048 | 77d4bc34 | bellard | val = bswap32(val); |
1049 | 77d4bc34 | bellard | #endif
|
1050 | f2aa58c6 | bellard | |
1051 | f2aa58c6 | bellard | return val;
|
1052 | f2aa58c6 | bellard | } |
1053 | f2aa58c6 | bellard | |
1054 | f2aa58c6 | bellard | static CPUWriteMemoryFunc *pci_unin_main_write[] = {
|
1055 | f2aa58c6 | bellard | &pci_unin_main_writeb, |
1056 | f2aa58c6 | bellard | &pci_unin_main_writew, |
1057 | f2aa58c6 | bellard | &pci_unin_main_writel, |
1058 | f2aa58c6 | bellard | }; |
1059 | f2aa58c6 | bellard | |
1060 | f2aa58c6 | bellard | static CPUReadMemoryFunc *pci_unin_main_read[] = {
|
1061 | f2aa58c6 | bellard | &pci_unin_main_readb, |
1062 | f2aa58c6 | bellard | &pci_unin_main_readw, |
1063 | f2aa58c6 | bellard | &pci_unin_main_readl, |
1064 | f2aa58c6 | bellard | }; |
1065 | f2aa58c6 | bellard | |
1066 | 30468f78 | bellard | #if 0
|
1067 | 30468f78 | bellard | |
1068 | f2aa58c6 | bellard | static void pci_unin_config_writel (void *opaque, target_phys_addr_t addr,
|
1069 | f2aa58c6 | bellard | uint32_t val)
|
1070 | f2aa58c6 | bellard | {
|
1071 | 30468f78 | bellard | PCIBus *s = opaque;
|
1072 | f2aa58c6 | bellard | |
1073 | f2aa58c6 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
1074 | f2aa58c6 | bellard | val = bswap32(val);
|
1075 | f2aa58c6 | bellard | #endif
|
1076 | f2aa58c6 | bellard | s->config_reg = 0x80000000 | (val & ~0x00000001); |
1077 | f2aa58c6 | bellard | } |
1078 | f2aa58c6 | bellard | |
1079 | f2aa58c6 | bellard | static uint32_t pci_unin_config_readl (void *opaque, |
1080 | f2aa58c6 | bellard | target_phys_addr_t addr) |
1081 | f2aa58c6 | bellard | { |
1082 | 30468f78 | bellard | PCIBus *s = opaque; |
1083 | f2aa58c6 | bellard | uint32_t val; |
1084 | f2aa58c6 | bellard | |
1085 | f2aa58c6 | bellard | val = (s->config_reg | 0x00000001) & ~0x80000000; |
1086 | f2aa58c6 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
1087 | f2aa58c6 | bellard | val = bswap32(val); |
1088 | f2aa58c6 | bellard | #endif
|
1089 | f2aa58c6 | bellard | |
1090 | f2aa58c6 | bellard | return val;
|
1091 | f2aa58c6 | bellard | } |
1092 | f2aa58c6 | bellard | |
1093 | f2aa58c6 | bellard | static CPUWriteMemoryFunc *pci_unin_config_write[] = {
|
1094 | f2aa58c6 | bellard | &pci_unin_config_writel, |
1095 | f2aa58c6 | bellard | &pci_unin_config_writel, |
1096 | f2aa58c6 | bellard | &pci_unin_config_writel, |
1097 | f2aa58c6 | bellard | }; |
1098 | f2aa58c6 | bellard | |
1099 | f2aa58c6 | bellard | static CPUReadMemoryFunc *pci_unin_config_read[] = {
|
1100 | f2aa58c6 | bellard | &pci_unin_config_readl, |
1101 | f2aa58c6 | bellard | &pci_unin_config_readl, |
1102 | f2aa58c6 | bellard | &pci_unin_config_readl, |
1103 | f2aa58c6 | bellard | }; |
1104 | f2aa58c6 | bellard | |
1105 | f2aa58c6 | bellard | static void pci_unin_writeb (void *opaque, target_phys_addr_t addr, |
1106 | f2aa58c6 | bellard | uint32_t val) |
1107 | f2aa58c6 | bellard | { |
1108 | 30468f78 | bellard | PCIBus *s = opaque; |
1109 | f2aa58c6 | bellard | pci_data_write(s, addr & 3, val, 1); |
1110 | f2aa58c6 | bellard | } |
1111 | f2aa58c6 | bellard | |
1112 | f2aa58c6 | bellard | static void pci_unin_writew (void *opaque, target_phys_addr_t addr, |
1113 | f2aa58c6 | bellard | uint32_t val) |
1114 | f2aa58c6 | bellard | { |
1115 | 30468f78 | bellard | PCIBus *s = opaque; |
1116 | f2aa58c6 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
1117 | f2aa58c6 | bellard | val = bswap16(val); |
1118 | f2aa58c6 | bellard | #endif
|
1119 | f2aa58c6 | bellard | pci_data_write(s, addr & 3, val, 2); |
1120 | f2aa58c6 | bellard | } |
1121 | f2aa58c6 | bellard | |
1122 | f2aa58c6 | bellard | static void pci_unin_writel (void *opaque, target_phys_addr_t addr, |
1123 | f2aa58c6 | bellard | uint32_t val) |
1124 | f2aa58c6 | bellard | { |
1125 | 30468f78 | bellard | PCIBus *s = opaque; |
1126 | f2aa58c6 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
1127 | f2aa58c6 | bellard | val = bswap32(val); |
1128 | f2aa58c6 | bellard | #endif
|
1129 | f2aa58c6 | bellard | pci_data_write(s, addr & 3, val, 4); |
1130 | f2aa58c6 | bellard | } |
1131 | f2aa58c6 | bellard | |
1132 | f2aa58c6 | bellard | static uint32_t pci_unin_readb (void *opaque, target_phys_addr_t addr) |
1133 | f2aa58c6 | bellard | { |
1134 | 30468f78 | bellard | PCIBus *s = opaque; |
1135 | f2aa58c6 | bellard | uint32_t val; |
1136 | f2aa58c6 | bellard | |
1137 | f2aa58c6 | bellard | val = pci_data_read(s, addr & 3, 1); |
1138 | f2aa58c6 | bellard | |
1139 | f2aa58c6 | bellard | return val;
|
1140 | f2aa58c6 | bellard | } |
1141 | f2aa58c6 | bellard | |
1142 | f2aa58c6 | bellard | static uint32_t pci_unin_readw (void *opaque, target_phys_addr_t addr) |
1143 | f2aa58c6 | bellard | { |
1144 | 30468f78 | bellard | PCIBus *s = opaque; |
1145 | f2aa58c6 | bellard | uint32_t val; |
1146 | f2aa58c6 | bellard | |
1147 | f2aa58c6 | bellard | val = pci_data_read(s, addr & 3, 2); |
1148 | f2aa58c6 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
1149 | f2aa58c6 | bellard | val = bswap16(val); |
1150 | f2aa58c6 | bellard | #endif
|
1151 | f2aa58c6 | bellard | |
1152 | f2aa58c6 | bellard | return val;
|
1153 | f2aa58c6 | bellard | } |
1154 | f2aa58c6 | bellard | |
1155 | f2aa58c6 | bellard | static uint32_t pci_unin_readl (void *opaque, target_phys_addr_t addr) |
1156 | f2aa58c6 | bellard | { |
1157 | 30468f78 | bellard | PCIBus *s = opaque; |
1158 | f2aa58c6 | bellard | uint32_t val; |
1159 | f2aa58c6 | bellard | |
1160 | f2aa58c6 | bellard | val = pci_data_read(s, addr & 3, 4); |
1161 | f2aa58c6 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
1162 | f2aa58c6 | bellard | val = bswap32(val); |
1163 | f2aa58c6 | bellard | #endif
|
1164 | f2aa58c6 | bellard | |
1165 | 77d4bc34 | bellard | return val;
|
1166 | 77d4bc34 | bellard | } |
1167 | 77d4bc34 | bellard | |
1168 | f2aa58c6 | bellard | static CPUWriteMemoryFunc *pci_unin_write[] = {
|
1169 | f2aa58c6 | bellard | &pci_unin_writeb, |
1170 | f2aa58c6 | bellard | &pci_unin_writew, |
1171 | f2aa58c6 | bellard | &pci_unin_writel, |
1172 | 77d4bc34 | bellard | }; |
1173 | 77d4bc34 | bellard | |
1174 | f2aa58c6 | bellard | static CPUReadMemoryFunc *pci_unin_read[] = {
|
1175 | f2aa58c6 | bellard | &pci_unin_readb, |
1176 | f2aa58c6 | bellard | &pci_unin_readw, |
1177 | f2aa58c6 | bellard | &pci_unin_readl, |
1178 | 77d4bc34 | bellard | }; |
1179 | 30468f78 | bellard | #endif
|
1180 | 30468f78 | bellard | |
1181 | 30468f78 | bellard | PCIBus *pci_pmac_init(void)
|
1182 | 77d4bc34 | bellard | { |
1183 | 30468f78 | bellard | PCIBus *s; |
1184 | 77d4bc34 | bellard | PCIDevice *d; |
1185 | 77d4bc34 | bellard | int pci_mem_config, pci_mem_data;
|
1186 | 77d4bc34 | bellard | |
1187 | f2aa58c6 | bellard | /* Use values found on a real PowerMac */
|
1188 | f2aa58c6 | bellard | /* Uninorth main bus */
|
1189 | 30468f78 | bellard | s = pci_register_bus(); |
1190 | 384d8876 | bellard | s->set_irq = pci_set_irq_simple; |
1191 | 30468f78 | bellard | |
1192 | f2aa58c6 | bellard | pci_mem_config = cpu_register_io_memory(0, pci_unin_main_config_read,
|
1193 | f2aa58c6 | bellard | pci_unin_main_config_write, s); |
1194 | f2aa58c6 | bellard | pci_mem_data = cpu_register_io_memory(0, pci_unin_main_read,
|
1195 | f2aa58c6 | bellard | pci_unin_main_write, s); |
1196 | f2aa58c6 | bellard | cpu_register_physical_memory(0xf2800000, 0x1000, pci_mem_config); |
1197 | f2aa58c6 | bellard | cpu_register_physical_memory(0xf2c00000, 0x1000, pci_mem_data); |
1198 | 30468f78 | bellard | s->devfn_min = 11 << 3; |
1199 | 30468f78 | bellard | d = pci_register_device(s, "Uni-north main", sizeof(PCIDevice), |
1200 | 30468f78 | bellard | 11 << 3, NULL, NULL); |
1201 | f2aa58c6 | bellard | d->config[0x00] = 0x6b; // vendor_id : Apple |
1202 | f2aa58c6 | bellard | d->config[0x01] = 0x10; |
1203 | f2aa58c6 | bellard | d->config[0x02] = 0x1F; // device_id |
1204 | f2aa58c6 | bellard | d->config[0x03] = 0x00; |
1205 | f2aa58c6 | bellard | d->config[0x08] = 0x00; // revision |
1206 | f2aa58c6 | bellard | d->config[0x0A] = 0x00; // class_sub = pci host |
1207 | f2aa58c6 | bellard | d->config[0x0B] = 0x06; // class_base = PCI_bridge |
1208 | f2aa58c6 | bellard | d->config[0x0C] = 0x08; // cache_line_size |
1209 | f2aa58c6 | bellard | d->config[0x0D] = 0x10; // latency_timer |
1210 | f2aa58c6 | bellard | d->config[0x0E] = 0x00; // header_type |
1211 | f2aa58c6 | bellard | d->config[0x34] = 0x00; // capabilities_pointer |
1212 | f2aa58c6 | bellard | |
1213 | f2aa58c6 | bellard | #if 0 // XXX: not activated as PPC BIOS doesn't handle mutiple buses properly
|
1214 | f2aa58c6 | bellard | /* pci-to-pci bridge */
|
1215 | f2aa58c6 | bellard | d = pci_register_device("Uni-north bridge", sizeof(PCIDevice), 0, 13 << 3,
|
1216 | f2aa58c6 | bellard | NULL, NULL);
|
1217 | f2aa58c6 | bellard | d->config[0x00] = 0x11; // vendor_id : TI
|
1218 | f2aa58c6 | bellard | d->config[0x01] = 0x10;
|
1219 | f2aa58c6 | bellard | d->config[0x02] = 0x26; // device_id
|
1220 | f2aa58c6 | bellard | d->config[0x03] = 0x00;
|
1221 | f2aa58c6 | bellard | d->config[0x08] = 0x05; // revision
|
1222 | f2aa58c6 | bellard | d->config[0x0A] = 0x04; // class_sub = pci2pci
|
1223 | f2aa58c6 | bellard | d->config[0x0B] = 0x06; // class_base = PCI_bridge
|
1224 | f2aa58c6 | bellard | d->config[0x0C] = 0x08; // cache_line_size
|
1225 | f2aa58c6 | bellard | d->config[0x0D] = 0x20; // latency_timer
|
1226 | f2aa58c6 | bellard | d->config[0x0E] = 0x01; // header_type
|
1227 | f2aa58c6 | bellard | |
1228 | f2aa58c6 | bellard | d->config[0x18] = 0x01; // primary_bus
|
1229 | f2aa58c6 | bellard | d->config[0x19] = 0x02; // secondary_bus
|
1230 | f2aa58c6 | bellard | d->config[0x1A] = 0x02; // subordinate_bus
|
1231 | f2aa58c6 | bellard | d->config[0x1B] = 0x20; // secondary_latency_timer
|
1232 | f2aa58c6 | bellard | d->config[0x1C] = 0x11; // io_base
|
1233 | f2aa58c6 | bellard | d->config[0x1D] = 0x01; // io_limit
|
1234 | f2aa58c6 | bellard | d->config[0x20] = 0x00; // memory_base
|
1235 | f2aa58c6 | bellard | d->config[0x21] = 0x80;
|
1236 | f2aa58c6 | bellard | d->config[0x22] = 0x00; // memory_limit
|
1237 | f2aa58c6 | bellard | d->config[0x23] = 0x80;
|
1238 | f2aa58c6 | bellard | d->config[0x24] = 0x01; // prefetchable_memory_base
|
1239 | f2aa58c6 | bellard | d->config[0x25] = 0x80;
|
1240 | f2aa58c6 | bellard | d->config[0x26] = 0xF1; // prefectchable_memory_limit
|
1241 | f2aa58c6 | bellard | d->config[0x27] = 0x7F;
|
1242 | f2aa58c6 | bellard | // d->config[0x34] = 0xdc // capabilities_pointer
|
1243 | f2aa58c6 | bellard | #endif
|
1244 | f2aa58c6 | bellard | #if 0 // XXX: not needed for now
|
1245 | f2aa58c6 | bellard | /* Uninorth AGP bus */
|
1246 | f2aa58c6 | bellard | s = &pci_bridge[1];
|
1247 | f2aa58c6 | bellard | pci_mem_config = cpu_register_io_memory(0, pci_unin_config_read,
|
1248 | f2aa58c6 | bellard | pci_unin_config_write, s);
|
1249 | f2aa58c6 | bellard | pci_mem_data = cpu_register_io_memory(0, pci_unin_read,
|
1250 | f2aa58c6 | bellard | pci_unin_write, s);
|
1251 | f2aa58c6 | bellard | cpu_register_physical_memory(0xf0800000, 0x1000, pci_mem_config);
|
1252 | f2aa58c6 | bellard | cpu_register_physical_memory(0xf0c00000, 0x1000, pci_mem_data);
|
1253 | f2aa58c6 | bellard | |
1254 | f2aa58c6 | bellard | d = pci_register_device("Uni-north AGP", sizeof(PCIDevice), 0, 11 << 3,
|
1255 | f2aa58c6 | bellard | NULL, NULL);
|
1256 | f2aa58c6 | bellard | d->config[0x00] = 0x6b; // vendor_id : Apple
|
1257 | f2aa58c6 | bellard | d->config[0x01] = 0x10;
|
1258 | f2aa58c6 | bellard | d->config[0x02] = 0x20; // device_id
|
1259 | f2aa58c6 | bellard | d->config[0x03] = 0x00;
|
1260 | f2aa58c6 | bellard | d->config[0x08] = 0x00; // revision
|
1261 | f2aa58c6 | bellard | d->config[0x0A] = 0x00; // class_sub = pci host
|
1262 | f2aa58c6 | bellard | d->config[0x0B] = 0x06; // class_base = PCI_bridge
|
1263 | f2aa58c6 | bellard | d->config[0x0C] = 0x08; // cache_line_size
|
1264 | f2aa58c6 | bellard | d->config[0x0D] = 0x10; // latency_timer
|
1265 | f2aa58c6 | bellard | d->config[0x0E] = 0x00; // header_type
|
1266 | f2aa58c6 | bellard | // d->config[0x34] = 0x80; // capabilities_pointer
|
1267 | f2aa58c6 | bellard | #endif
|
1268 | 77d4bc34 | bellard | |
1269 | f2aa58c6 | bellard | #if 0 // XXX: not needed for now
|
1270 | f2aa58c6 | bellard | /* Uninorth internal bus */
|
1271 | f2aa58c6 | bellard | s = &pci_bridge[2];
|
1272 | f2aa58c6 | bellard | pci_mem_config = cpu_register_io_memory(0, pci_unin_config_read,
|
1273 | f2aa58c6 | bellard | pci_unin_config_write, s);
|
1274 | f2aa58c6 | bellard | pci_mem_data = cpu_register_io_memory(0, pci_unin_read,
|
1275 | f2aa58c6 | bellard | pci_unin_write, s);
|
1276 | f2aa58c6 | bellard | cpu_register_physical_memory(0xf4800000, 0x1000, pci_mem_config);
|
1277 | f2aa58c6 | bellard | cpu_register_physical_memory(0xf4c00000, 0x1000, pci_mem_data);
|
1278 | f2aa58c6 | bellard | |
1279 | f2aa58c6 | bellard | d = pci_register_device("Uni-north internal", sizeof(PCIDevice),
|
1280 | f2aa58c6 | bellard | 3, 11 << 3, NULL, NULL);
|
1281 | f2aa58c6 | bellard | d->config[0x00] = 0x6b; // vendor_id : Apple
|
1282 | f2aa58c6 | bellard | d->config[0x01] = 0x10;
|
1283 | f2aa58c6 | bellard | d->config[0x02] = 0x1E; // device_id
|
1284 | f2aa58c6 | bellard | d->config[0x03] = 0x00;
|
1285 | f2aa58c6 | bellard | d->config[0x08] = 0x00; // revision
|
1286 | f2aa58c6 | bellard | d->config[0x0A] = 0x00; // class_sub = pci host
|
1287 | f2aa58c6 | bellard | d->config[0x0B] = 0x06; // class_base = PCI_bridge
|
1288 | f2aa58c6 | bellard | d->config[0x0C] = 0x08; // cache_line_size
|
1289 | f2aa58c6 | bellard | d->config[0x0D] = 0x10; // latency_timer
|
1290 | f2aa58c6 | bellard | d->config[0x0E] = 0x00; // header_type
|
1291 | f2aa58c6 | bellard | d->config[0x34] = 0x00; // capabilities_pointer
|
1292 | f2aa58c6 | bellard | #endif
|
1293 | 30468f78 | bellard | return s;
|
1294 | 77d4bc34 | bellard | } |
1295 | 77d4bc34 | bellard | |
1296 | 83469015 | bellard | /* Ultrasparc APB PCI host */
|
1297 | 83469015 | bellard | static void pci_apb_config_writel (void *opaque, target_phys_addr_t addr, |
1298 | 83469015 | bellard | uint32_t val) |
1299 | 83469015 | bellard | { |
1300 | 83469015 | bellard | PCIBus *s = opaque; |
1301 | 83469015 | bellard | int i;
|
1302 | 83469015 | bellard | |
1303 | 83469015 | bellard | for (i = 11; i < 32; i++) { |
1304 | 83469015 | bellard | if ((val & (1 << i)) != 0) |
1305 | 83469015 | bellard | break;
|
1306 | 83469015 | bellard | } |
1307 | 83469015 | bellard | s->config_reg = 0x80000000 | (1 << 16) | (val & 0x7FC) | (i << 11); |
1308 | 83469015 | bellard | } |
1309 | 83469015 | bellard | |
1310 | 83469015 | bellard | static uint32_t pci_apb_config_readl (void *opaque, |
1311 | 83469015 | bellard | target_phys_addr_t addr) |
1312 | 83469015 | bellard | { |
1313 | 83469015 | bellard | PCIBus *s = opaque; |
1314 | 83469015 | bellard | uint32_t val; |
1315 | 83469015 | bellard | int devfn;
|
1316 | 83469015 | bellard | |
1317 | 83469015 | bellard | devfn = (s->config_reg >> 8) & 0xFF; |
1318 | 83469015 | bellard | val = (1 << (devfn >> 3)) | ((devfn & 0x07) << 8) | (s->config_reg & 0xFC); |
1319 | 83469015 | bellard | return val;
|
1320 | 83469015 | bellard | } |
1321 | 83469015 | bellard | |
1322 | 83469015 | bellard | static CPUWriteMemoryFunc *pci_apb_config_write[] = {
|
1323 | 83469015 | bellard | &pci_apb_config_writel, |
1324 | 83469015 | bellard | &pci_apb_config_writel, |
1325 | 83469015 | bellard | &pci_apb_config_writel, |
1326 | 83469015 | bellard | }; |
1327 | 83469015 | bellard | |
1328 | 83469015 | bellard | static CPUReadMemoryFunc *pci_apb_config_read[] = {
|
1329 | 83469015 | bellard | &pci_apb_config_readl, |
1330 | 83469015 | bellard | &pci_apb_config_readl, |
1331 | 83469015 | bellard | &pci_apb_config_readl, |
1332 | 83469015 | bellard | }; |
1333 | 83469015 | bellard | |
1334 | 83469015 | bellard | static void apb_config_writel (void *opaque, target_phys_addr_t addr, |
1335 | 83469015 | bellard | uint32_t val) |
1336 | 83469015 | bellard | { |
1337 | 83469015 | bellard | //PCIBus *s = opaque;
|
1338 | 83469015 | bellard | |
1339 | 83469015 | bellard | switch (addr & 0x3f) { |
1340 | 83469015 | bellard | case 0x00: // Control/Status |
1341 | 83469015 | bellard | case 0x10: // AFSR |
1342 | 83469015 | bellard | case 0x18: // AFAR |
1343 | 83469015 | bellard | case 0x20: // Diagnostic |
1344 | 83469015 | bellard | case 0x28: // Target address space |
1345 | 83469015 | bellard | // XXX
|
1346 | 83469015 | bellard | default:
|
1347 | 83469015 | bellard | break;
|
1348 | 83469015 | bellard | } |
1349 | 83469015 | bellard | } |
1350 | 83469015 | bellard | |
1351 | 83469015 | bellard | static uint32_t apb_config_readl (void *opaque, |
1352 | 83469015 | bellard | target_phys_addr_t addr) |
1353 | 83469015 | bellard | { |
1354 | 83469015 | bellard | //PCIBus *s = opaque;
|
1355 | 83469015 | bellard | uint32_t val; |
1356 | 83469015 | bellard | |
1357 | 83469015 | bellard | switch (addr & 0x3f) { |
1358 | 83469015 | bellard | case 0x00: // Control/Status |
1359 | 83469015 | bellard | case 0x10: // AFSR |
1360 | 83469015 | bellard | case 0x18: // AFAR |
1361 | 83469015 | bellard | case 0x20: // Diagnostic |
1362 | 83469015 | bellard | case 0x28: // Target address space |
1363 | 83469015 | bellard | // XXX
|
1364 | 83469015 | bellard | default:
|
1365 | 83469015 | bellard | val = 0;
|
1366 | 83469015 | bellard | break;
|
1367 | 83469015 | bellard | } |
1368 | 83469015 | bellard | return val;
|
1369 | 83469015 | bellard | } |
1370 | 83469015 | bellard | |
1371 | 83469015 | bellard | static CPUWriteMemoryFunc *apb_config_write[] = {
|
1372 | 83469015 | bellard | &apb_config_writel, |
1373 | 83469015 | bellard | &apb_config_writel, |
1374 | 83469015 | bellard | &apb_config_writel, |
1375 | 83469015 | bellard | }; |
1376 | 83469015 | bellard | |
1377 | 83469015 | bellard | static CPUReadMemoryFunc *apb_config_read[] = {
|
1378 | 83469015 | bellard | &apb_config_readl, |
1379 | 83469015 | bellard | &apb_config_readl, |
1380 | 83469015 | bellard | &apb_config_readl, |
1381 | 83469015 | bellard | }; |
1382 | 83469015 | bellard | |
1383 | 83469015 | bellard | static void pci_apb_writeb (void *opaque, target_phys_addr_t addr, |
1384 | 83469015 | bellard | uint32_t val) |
1385 | 83469015 | bellard | { |
1386 | 83469015 | bellard | PCIBus *s = opaque; |
1387 | 83469015 | bellard | |
1388 | 83469015 | bellard | pci_data_write(s, addr & 7, val, 1); |
1389 | 83469015 | bellard | } |
1390 | 83469015 | bellard | |
1391 | 83469015 | bellard | static void pci_apb_writew (void *opaque, target_phys_addr_t addr, |
1392 | 83469015 | bellard | uint32_t val) |
1393 | 83469015 | bellard | { |
1394 | 83469015 | bellard | PCIBus *s = opaque; |
1395 | 83469015 | bellard | |
1396 | 83469015 | bellard | pci_data_write(s, addr & 7, val, 2); |
1397 | 83469015 | bellard | } |
1398 | 83469015 | bellard | |
1399 | 83469015 | bellard | static void pci_apb_writel (void *opaque, target_phys_addr_t addr, |
1400 | 83469015 | bellard | uint32_t val) |
1401 | 83469015 | bellard | { |
1402 | 83469015 | bellard | PCIBus *s = opaque; |
1403 | 83469015 | bellard | |
1404 | 83469015 | bellard | pci_data_write(s, addr & 7, val, 4); |
1405 | 83469015 | bellard | } |
1406 | 83469015 | bellard | |
1407 | 83469015 | bellard | static uint32_t pci_apb_readb (void *opaque, target_phys_addr_t addr) |
1408 | 83469015 | bellard | { |
1409 | 83469015 | bellard | PCIBus *s = opaque; |
1410 | 83469015 | bellard | uint32_t val; |
1411 | 83469015 | bellard | |
1412 | 83469015 | bellard | val = pci_data_read(s, addr & 7, 1); |
1413 | 83469015 | bellard | return val;
|
1414 | 83469015 | bellard | } |
1415 | 83469015 | bellard | |
1416 | 83469015 | bellard | static uint32_t pci_apb_readw (void *opaque, target_phys_addr_t addr) |
1417 | 83469015 | bellard | { |
1418 | 83469015 | bellard | PCIBus *s = opaque; |
1419 | 83469015 | bellard | uint32_t val; |
1420 | 83469015 | bellard | |
1421 | 83469015 | bellard | val = pci_data_read(s, addr & 7, 2); |
1422 | 83469015 | bellard | return val;
|
1423 | 83469015 | bellard | } |
1424 | 83469015 | bellard | |
1425 | 83469015 | bellard | static uint32_t pci_apb_readl (void *opaque, target_phys_addr_t addr) |
1426 | 83469015 | bellard | { |
1427 | 83469015 | bellard | PCIBus *s = opaque; |
1428 | 83469015 | bellard | uint32_t val; |
1429 | 83469015 | bellard | |
1430 | 83469015 | bellard | val = pci_data_read(s, addr, 4);
|
1431 | 83469015 | bellard | return val;
|
1432 | 83469015 | bellard | } |
1433 | 83469015 | bellard | |
1434 | 83469015 | bellard | static CPUWriteMemoryFunc *pci_apb_write[] = {
|
1435 | 83469015 | bellard | &pci_apb_writeb, |
1436 | 83469015 | bellard | &pci_apb_writew, |
1437 | 83469015 | bellard | &pci_apb_writel, |
1438 | 83469015 | bellard | }; |
1439 | 83469015 | bellard | |
1440 | 83469015 | bellard | static CPUReadMemoryFunc *pci_apb_read[] = {
|
1441 | 83469015 | bellard | &pci_apb_readb, |
1442 | 83469015 | bellard | &pci_apb_readw, |
1443 | 83469015 | bellard | &pci_apb_readl, |
1444 | 83469015 | bellard | }; |
1445 | 83469015 | bellard | |
1446 | 83469015 | bellard | static void pci_apb_iowriteb (void *opaque, target_phys_addr_t addr, |
1447 | 83469015 | bellard | uint32_t val) |
1448 | 83469015 | bellard | { |
1449 | 83469015 | bellard | cpu_outb(NULL, addr & 0xffff, val); |
1450 | 83469015 | bellard | } |
1451 | 83469015 | bellard | |
1452 | 83469015 | bellard | static void pci_apb_iowritew (void *opaque, target_phys_addr_t addr, |
1453 | 83469015 | bellard | uint32_t val) |
1454 | 83469015 | bellard | { |
1455 | 83469015 | bellard | cpu_outw(NULL, addr & 0xffff, val); |
1456 | 83469015 | bellard | } |
1457 | 83469015 | bellard | |
1458 | 83469015 | bellard | static void pci_apb_iowritel (void *opaque, target_phys_addr_t addr, |
1459 | 83469015 | bellard | uint32_t val) |
1460 | 83469015 | bellard | { |
1461 | 83469015 | bellard | cpu_outl(NULL, addr & 0xffff, val); |
1462 | 83469015 | bellard | } |
1463 | 83469015 | bellard | |
1464 | 83469015 | bellard | static uint32_t pci_apb_ioreadb (void *opaque, target_phys_addr_t addr) |
1465 | 83469015 | bellard | { |
1466 | 83469015 | bellard | uint32_t val; |
1467 | 83469015 | bellard | |
1468 | 83469015 | bellard | val = cpu_inb(NULL, addr & 0xffff); |
1469 | 83469015 | bellard | return val;
|
1470 | 83469015 | bellard | } |
1471 | 83469015 | bellard | |
1472 | 83469015 | bellard | static uint32_t pci_apb_ioreadw (void *opaque, target_phys_addr_t addr) |
1473 | 83469015 | bellard | { |
1474 | 83469015 | bellard | uint32_t val; |
1475 | 83469015 | bellard | |
1476 | 83469015 | bellard | val = cpu_inw(NULL, addr & 0xffff); |
1477 | 83469015 | bellard | return val;
|
1478 | 83469015 | bellard | } |
1479 | 83469015 | bellard | |
1480 | 83469015 | bellard | static uint32_t pci_apb_ioreadl (void *opaque, target_phys_addr_t addr) |
1481 | 83469015 | bellard | { |
1482 | 83469015 | bellard | uint32_t val; |
1483 | 83469015 | bellard | |
1484 | 83469015 | bellard | val = cpu_inl(NULL, addr & 0xffff); |
1485 | 83469015 | bellard | return val;
|
1486 | 83469015 | bellard | } |
1487 | 83469015 | bellard | |
1488 | 83469015 | bellard | static CPUWriteMemoryFunc *pci_apb_iowrite[] = {
|
1489 | 83469015 | bellard | &pci_apb_iowriteb, |
1490 | 83469015 | bellard | &pci_apb_iowritew, |
1491 | 83469015 | bellard | &pci_apb_iowritel, |
1492 | 83469015 | bellard | }; |
1493 | 83469015 | bellard | |
1494 | 83469015 | bellard | static CPUReadMemoryFunc *pci_apb_ioread[] = {
|
1495 | 83469015 | bellard | &pci_apb_ioreadb, |
1496 | 83469015 | bellard | &pci_apb_ioreadw, |
1497 | 83469015 | bellard | &pci_apb_ioreadl, |
1498 | 83469015 | bellard | }; |
1499 | 83469015 | bellard | |
1500 | 83469015 | bellard | PCIBus *pci_apb_init(target_ulong special_base, target_ulong mem_base) |
1501 | 83469015 | bellard | { |
1502 | 83469015 | bellard | PCIBus *s; |
1503 | 83469015 | bellard | PCIDevice *d; |
1504 | 83469015 | bellard | int pci_mem_config, pci_mem_data, apb_config, pci_ioport;
|
1505 | 83469015 | bellard | |
1506 | 83469015 | bellard | /* Ultrasparc APB main bus */
|
1507 | 83469015 | bellard | s = pci_register_bus(); |
1508 | 83469015 | bellard | s->set_irq = pci_set_irq_simple; |
1509 | 83469015 | bellard | |
1510 | 83469015 | bellard | pci_mem_config = cpu_register_io_memory(0, pci_apb_config_read,
|
1511 | 83469015 | bellard | pci_apb_config_write, s); |
1512 | 83469015 | bellard | apb_config = cpu_register_io_memory(0, apb_config_read,
|
1513 | 83469015 | bellard | apb_config_write, s); |
1514 | 83469015 | bellard | pci_mem_data = cpu_register_io_memory(0, pci_apb_read,
|
1515 | 83469015 | bellard | pci_apb_write, s); |
1516 | 83469015 | bellard | pci_ioport = cpu_register_io_memory(0, pci_apb_ioread,
|
1517 | 83469015 | bellard | pci_apb_iowrite, s); |
1518 | 83469015 | bellard | |
1519 | 83469015 | bellard | cpu_register_physical_memory(special_base + 0x2000ULL, 0x40, apb_config); |
1520 | 83469015 | bellard | cpu_register_physical_memory(special_base + 0x1000000ULL, 0x10, pci_mem_config); |
1521 | 83469015 | bellard | cpu_register_physical_memory(special_base + 0x2000000ULL, 0x10000, pci_ioport); |
1522 | 83469015 | bellard | cpu_register_physical_memory(mem_base, 0x10000000, pci_mem_data); // XXX size should be 4G-prom |
1523 | 83469015 | bellard | |
1524 | 83469015 | bellard | d = pci_register_device(s, "Advanced PCI Bus", sizeof(PCIDevice), |
1525 | 83469015 | bellard | -1, NULL, NULL); |
1526 | 83469015 | bellard | d->config[0x00] = 0x8e; // vendor_id : Sun |
1527 | 83469015 | bellard | d->config[0x01] = 0x10; |
1528 | 83469015 | bellard | d->config[0x02] = 0x00; // device_id |
1529 | 83469015 | bellard | d->config[0x03] = 0xa0; |
1530 | 83469015 | bellard | d->config[0x04] = 0x06; // command = bus master, pci mem |
1531 | 83469015 | bellard | d->config[0x05] = 0x00; |
1532 | 83469015 | bellard | d->config[0x06] = 0xa0; // status = fast back-to-back, 66MHz, no error |
1533 | 83469015 | bellard | d->config[0x07] = 0x03; // status = medium devsel |
1534 | 83469015 | bellard | d->config[0x08] = 0x00; // revision |
1535 | 83469015 | bellard | d->config[0x09] = 0x00; // programming i/f |
1536 | 83469015 | bellard | d->config[0x0A] = 0x00; // class_sub = pci host |
1537 | 83469015 | bellard | d->config[0x0B] = 0x06; // class_base = PCI_bridge |
1538 | 83469015 | bellard | d->config[0x0D] = 0x10; // latency_timer |
1539 | 83469015 | bellard | d->config[0x0E] = 0x00; // header_type |
1540 | 83469015 | bellard | return s;
|
1541 | 83469015 | bellard | } |
1542 | 83469015 | bellard | |
1543 | 0ac32c83 | bellard | /***********************************************************/
|
1544 | 0ac32c83 | bellard | /* generic PCI irq support */
|
1545 | 0ac32c83 | bellard | |
1546 | 0ac32c83 | bellard | /* 0 <= irq_num <= 3. level must be 0 or 1 */
|
1547 | 77d4bc34 | bellard | void pci_set_irq(PCIDevice *pci_dev, int irq_num, int level) |
1548 | 77d4bc34 | bellard | { |
1549 | 30468f78 | bellard | PCIBus *bus = pci_dev->bus; |
1550 | 30468f78 | bellard | bus->set_irq(pci_dev, irq_num, level); |
1551 | 77d4bc34 | bellard | } |
1552 | 0ac32c83 | bellard | |
1553 | 0ac32c83 | bellard | /***********************************************************/
|
1554 | 0ac32c83 | bellard | /* monitor info on PCI */
|
1555 | 0ac32c83 | bellard | |
1556 | 0ac32c83 | bellard | static void pci_info_device(PCIDevice *d) |
1557 | 0ac32c83 | bellard | { |
1558 | 0ac32c83 | bellard | int i, class;
|
1559 | 0ac32c83 | bellard | PCIIORegion *r; |
1560 | 0ac32c83 | bellard | |
1561 | 8e3a9fd2 | bellard | term_printf(" Bus %2d, device %3d, function %d:\n",
|
1562 | 30468f78 | bellard | d->bus->bus_num, d->devfn >> 3, d->devfn & 7); |
1563 | 0ac32c83 | bellard | class = le16_to_cpu(*((uint16_t *)(d->config + PCI_CLASS_DEVICE))); |
1564 | 8e3a9fd2 | bellard | term_printf(" ");
|
1565 | 0ac32c83 | bellard | switch(class) {
|
1566 | 0ac32c83 | bellard | case 0x0101: |
1567 | 8e3a9fd2 | bellard | term_printf("IDE controller");
|
1568 | 0ac32c83 | bellard | break;
|
1569 | 0ac32c83 | bellard | case 0x0200: |
1570 | 8e3a9fd2 | bellard | term_printf("Ethernet controller");
|
1571 | 0ac32c83 | bellard | break;
|
1572 | 0ac32c83 | bellard | case 0x0300: |
1573 | 8e3a9fd2 | bellard | term_printf("VGA controller");
|
1574 | 0ac32c83 | bellard | break;
|
1575 | 0ac32c83 | bellard | default:
|
1576 | 8e3a9fd2 | bellard | term_printf("Class %04x", class);
|
1577 | 0ac32c83 | bellard | break;
|
1578 | 0ac32c83 | bellard | } |
1579 | 8e3a9fd2 | bellard | term_printf(": PCI device %04x:%04x\n",
|
1580 | 0ac32c83 | bellard | le16_to_cpu(*((uint16_t *)(d->config + PCI_VENDOR_ID))), |
1581 | 0ac32c83 | bellard | le16_to_cpu(*((uint16_t *)(d->config + PCI_DEVICE_ID)))); |
1582 | 0ac32c83 | bellard | |
1583 | 0ac32c83 | bellard | if (d->config[PCI_INTERRUPT_PIN] != 0) { |
1584 | 8e3a9fd2 | bellard | term_printf(" IRQ %d.\n", d->config[PCI_INTERRUPT_LINE]);
|
1585 | 0ac32c83 | bellard | } |
1586 | 8a8696a3 | bellard | for(i = 0;i < PCI_NUM_REGIONS; i++) { |
1587 | 0ac32c83 | bellard | r = &d->io_regions[i]; |
1588 | 0ac32c83 | bellard | if (r->size != 0) { |
1589 | 8e3a9fd2 | bellard | term_printf(" BAR%d: ", i);
|
1590 | 0ac32c83 | bellard | if (r->type & PCI_ADDRESS_SPACE_IO) {
|
1591 | 8e3a9fd2 | bellard | term_printf("I/O at 0x%04x [0x%04x].\n",
|
1592 | 0ac32c83 | bellard | r->addr, r->addr + r->size - 1);
|
1593 | 0ac32c83 | bellard | } else {
|
1594 | 8e3a9fd2 | bellard | term_printf("32 bit memory at 0x%08x [0x%08x].\n",
|
1595 | 0ac32c83 | bellard | r->addr, r->addr + r->size - 1);
|
1596 | 0ac32c83 | bellard | } |
1597 | 0ac32c83 | bellard | } |
1598 | 0ac32c83 | bellard | } |
1599 | 0ac32c83 | bellard | } |
1600 | 0ac32c83 | bellard | |
1601 | 0ac32c83 | bellard | void pci_info(void) |
1602 | 0ac32c83 | bellard | { |
1603 | 30468f78 | bellard | PCIBus *bus = first_bus; |
1604 | 30468f78 | bellard | PCIDevice *d; |
1605 | 30468f78 | bellard | int devfn;
|
1606 | 0ac32c83 | bellard | |
1607 | 30468f78 | bellard | if (bus) {
|
1608 | 30468f78 | bellard | for(devfn = 0; devfn < 256; devfn++) { |
1609 | 30468f78 | bellard | d = bus->devices[devfn]; |
1610 | 30468f78 | bellard | if (d)
|
1611 | 30468f78 | bellard | pci_info_device(d); |
1612 | 0ac32c83 | bellard | } |
1613 | 0ac32c83 | bellard | } |
1614 | 0ac32c83 | bellard | } |
1615 | 0ac32c83 | bellard | |
1616 | 0ac32c83 | bellard | /***********************************************************/
|
1617 | 0ac32c83 | bellard | /* XXX: the following should be moved to the PC BIOS */
|
1618 | 0ac32c83 | bellard | |
1619 | 30468f78 | bellard | static __attribute__((unused)) uint32_t isa_inb(uint32_t addr)
|
1620 | 0ac32c83 | bellard | { |
1621 | c68ea704 | bellard | return cpu_inb(NULL, addr); |
1622 | 0ac32c83 | bellard | } |
1623 | 0ac32c83 | bellard | |
1624 | 0ac32c83 | bellard | static void isa_outb(uint32_t val, uint32_t addr) |
1625 | 0ac32c83 | bellard | { |
1626 | c68ea704 | bellard | cpu_outb(NULL, addr, val);
|
1627 | 0ac32c83 | bellard | } |
1628 | 0ac32c83 | bellard | |
1629 | 30468f78 | bellard | static __attribute__((unused)) uint32_t isa_inw(uint32_t addr)
|
1630 | 0ac32c83 | bellard | { |
1631 | c68ea704 | bellard | return cpu_inw(NULL, addr); |
1632 | 0ac32c83 | bellard | } |
1633 | 0ac32c83 | bellard | |
1634 | 30468f78 | bellard | static __attribute__((unused)) void isa_outw(uint32_t val, uint32_t addr) |
1635 | 0ac32c83 | bellard | { |
1636 | c68ea704 | bellard | cpu_outw(NULL, addr, val);
|
1637 | 0ac32c83 | bellard | } |
1638 | 0ac32c83 | bellard | |
1639 | 30468f78 | bellard | static __attribute__((unused)) uint32_t isa_inl(uint32_t addr)
|
1640 | 0ac32c83 | bellard | { |
1641 | c68ea704 | bellard | return cpu_inl(NULL, addr); |
1642 | 0ac32c83 | bellard | } |
1643 | 0ac32c83 | bellard | |
1644 | 30468f78 | bellard | static __attribute__((unused)) void isa_outl(uint32_t val, uint32_t addr) |
1645 | 0ac32c83 | bellard | { |
1646 | c68ea704 | bellard | cpu_outl(NULL, addr, val);
|
1647 | 0ac32c83 | bellard | } |
1648 | 0ac32c83 | bellard | |
1649 | 0ac32c83 | bellard | static void pci_config_writel(PCIDevice *d, uint32_t addr, uint32_t val) |
1650 | 0ac32c83 | bellard | { |
1651 | 30468f78 | bellard | PCIBus *s = d->bus; |
1652 | 30468f78 | bellard | s->config_reg = 0x80000000 | (s->bus_num << 16) | |
1653 | 0ac32c83 | bellard | (d->devfn << 8) | addr;
|
1654 | 0ac32c83 | bellard | pci_data_write(s, 0, val, 4); |
1655 | 0ac32c83 | bellard | } |
1656 | 0ac32c83 | bellard | |
1657 | 0ac32c83 | bellard | static void pci_config_writew(PCIDevice *d, uint32_t addr, uint32_t val) |
1658 | 0ac32c83 | bellard | { |
1659 | 30468f78 | bellard | PCIBus *s = d->bus; |
1660 | 30468f78 | bellard | s->config_reg = 0x80000000 | (s->bus_num << 16) | |
1661 | 0ac32c83 | bellard | (d->devfn << 8) | (addr & ~3); |
1662 | 0ac32c83 | bellard | pci_data_write(s, addr & 3, val, 2); |
1663 | 0ac32c83 | bellard | } |
1664 | 0ac32c83 | bellard | |
1665 | 0ac32c83 | bellard | static void pci_config_writeb(PCIDevice *d, uint32_t addr, uint32_t val) |
1666 | 0ac32c83 | bellard | { |
1667 | 30468f78 | bellard | PCIBus *s = d->bus; |
1668 | 30468f78 | bellard | s->config_reg = 0x80000000 | (s->bus_num << 16) | |
1669 | 0ac32c83 | bellard | (d->devfn << 8) | (addr & ~3); |
1670 | 0ac32c83 | bellard | pci_data_write(s, addr & 3, val, 1); |
1671 | 0ac32c83 | bellard | } |
1672 | 0ac32c83 | bellard | |
1673 | 30468f78 | bellard | static __attribute__((unused)) uint32_t pci_config_readl(PCIDevice *d, uint32_t addr)
|
1674 | 0ac32c83 | bellard | { |
1675 | 30468f78 | bellard | PCIBus *s = d->bus; |
1676 | 30468f78 | bellard | s->config_reg = 0x80000000 | (s->bus_num << 16) | |
1677 | 0ac32c83 | bellard | (d->devfn << 8) | addr;
|
1678 | 0ac32c83 | bellard | return pci_data_read(s, 0, 4); |
1679 | 0ac32c83 | bellard | } |
1680 | 0ac32c83 | bellard | |
1681 | 0ac32c83 | bellard | static uint32_t pci_config_readw(PCIDevice *d, uint32_t addr)
|
1682 | 0ac32c83 | bellard | { |
1683 | 30468f78 | bellard | PCIBus *s = d->bus; |
1684 | 30468f78 | bellard | s->config_reg = 0x80000000 | (s->bus_num << 16) | |
1685 | 0ac32c83 | bellard | (d->devfn << 8) | (addr & ~3); |
1686 | 0ac32c83 | bellard | return pci_data_read(s, addr & 3, 2); |
1687 | 0ac32c83 | bellard | } |
1688 | 0ac32c83 | bellard | |
1689 | 0ac32c83 | bellard | static uint32_t pci_config_readb(PCIDevice *d, uint32_t addr)
|
1690 | 0ac32c83 | bellard | { |
1691 | 30468f78 | bellard | PCIBus *s = d->bus; |
1692 | 30468f78 | bellard | s->config_reg = 0x80000000 | (s->bus_num << 16) | |
1693 | 0ac32c83 | bellard | (d->devfn << 8) | (addr & ~3); |
1694 | 0ac32c83 | bellard | return pci_data_read(s, addr & 3, 1); |
1695 | 0ac32c83 | bellard | } |
1696 | 69b91039 | bellard | |
1697 | 69b91039 | bellard | static uint32_t pci_bios_io_addr;
|
1698 | 69b91039 | bellard | static uint32_t pci_bios_mem_addr;
|
1699 | 0ac32c83 | bellard | /* host irqs corresponding to PCI irqs A-D */
|
1700 | 0ac32c83 | bellard | static uint8_t pci_irqs[4] = { 11, 9, 11, 9 }; |
1701 | 69b91039 | bellard | |
1702 | 69b91039 | bellard | static void pci_set_io_region_addr(PCIDevice *d, int region_num, uint32_t addr) |
1703 | 69b91039 | bellard | { |
1704 | 69b91039 | bellard | PCIIORegion *r; |
1705 | 0ac32c83 | bellard | uint16_t cmd; |
1706 | 8a8696a3 | bellard | uint32_t ofs; |
1707 | 8a8696a3 | bellard | |
1708 | 8a8696a3 | bellard | if ( region_num == PCI_ROM_SLOT ) {
|
1709 | 8a8696a3 | bellard | ofs = 0x30;
|
1710 | 8a8696a3 | bellard | }else{
|
1711 | 8a8696a3 | bellard | ofs = 0x10 + region_num * 4; |
1712 | 8a8696a3 | bellard | } |
1713 | 69b91039 | bellard | |
1714 | 8a8696a3 | bellard | pci_config_writel(d, ofs, addr); |
1715 | 69b91039 | bellard | r = &d->io_regions[region_num]; |
1716 | 69b91039 | bellard | |
1717 | 69b91039 | bellard | /* enable memory mappings */
|
1718 | 0ac32c83 | bellard | cmd = pci_config_readw(d, PCI_COMMAND); |
1719 | 8a8696a3 | bellard | if ( region_num == PCI_ROM_SLOT )
|
1720 | 8a8696a3 | bellard | cmd |= 2;
|
1721 | 8a8696a3 | bellard | else if (r->type & PCI_ADDRESS_SPACE_IO) |
1722 | 0ac32c83 | bellard | cmd |= 1;
|
1723 | 69b91039 | bellard | else
|
1724 | 0ac32c83 | bellard | cmd |= 2;
|
1725 | 0ac32c83 | bellard | pci_config_writew(d, PCI_COMMAND, cmd); |
1726 | 69b91039 | bellard | } |
1727 | 69b91039 | bellard | |
1728 | 69b91039 | bellard | static void pci_bios_init_device(PCIDevice *d) |
1729 | 69b91039 | bellard | { |
1730 | 69b91039 | bellard | int class;
|
1731 | 69b91039 | bellard | PCIIORegion *r; |
1732 | 69b91039 | bellard | uint32_t *paddr; |
1733 | 63ce9e0a | bellard | int i, pin, pic_irq, vendor_id, device_id;
|
1734 | 69b91039 | bellard | |
1735 | 63ce9e0a | bellard | class = pci_config_readw(d, PCI_CLASS_DEVICE); |
1736 | 1f62d938 | bellard | vendor_id = pci_config_readw(d, PCI_VENDOR_ID); |
1737 | 1f62d938 | bellard | device_id = pci_config_readw(d, PCI_DEVICE_ID); |
1738 | 69b91039 | bellard | switch(class) {
|
1739 | 69b91039 | bellard | case 0x0101: |
1740 | 63ce9e0a | bellard | if (vendor_id == 0x8086 && device_id == 0x7010) { |
1741 | 63ce9e0a | bellard | /* PIIX3 IDE */
|
1742 | 63ce9e0a | bellard | pci_config_writew(d, 0x40, 0x8000); // enable IDE0 |
1743 | 7f647cf6 | bellard | pci_config_writew(d, 0x42, 0x8000); // enable IDE1 |
1744 | d187d4b2 | bellard | goto default_map;
|
1745 | 63ce9e0a | bellard | } else {
|
1746 | 63ce9e0a | bellard | /* IDE: we map it as in ISA mode */
|
1747 | 63ce9e0a | bellard | pci_set_io_region_addr(d, 0, 0x1f0); |
1748 | 63ce9e0a | bellard | pci_set_io_region_addr(d, 1, 0x3f4); |
1749 | 63ce9e0a | bellard | pci_set_io_region_addr(d, 2, 0x170); |
1750 | 63ce9e0a | bellard | pci_set_io_region_addr(d, 3, 0x374); |
1751 | 63ce9e0a | bellard | } |
1752 | 69b91039 | bellard | break;
|
1753 | 0ac32c83 | bellard | case 0x0300: |
1754 | 4c7634bc | bellard | if (vendor_id != 0x1234) |
1755 | 4c7634bc | bellard | goto default_map;
|
1756 | 0ac32c83 | bellard | /* VGA: map frame buffer to default Bochs VBE address */
|
1757 | 0ac32c83 | bellard | pci_set_io_region_addr(d, 0, 0xE0000000); |
1758 | 0ac32c83 | bellard | break;
|
1759 | f2aa58c6 | bellard | case 0x0800: |
1760 | f2aa58c6 | bellard | /* PIC */
|
1761 | f2aa58c6 | bellard | vendor_id = pci_config_readw(d, PCI_VENDOR_ID); |
1762 | f2aa58c6 | bellard | device_id = pci_config_readw(d, PCI_DEVICE_ID); |
1763 | f2aa58c6 | bellard | if (vendor_id == 0x1014) { |
1764 | f2aa58c6 | bellard | /* IBM */
|
1765 | f2aa58c6 | bellard | if (device_id == 0x0046 || device_id == 0xFFFF) { |
1766 | f2aa58c6 | bellard | /* MPIC & MPIC2 */
|
1767 | f2aa58c6 | bellard | pci_set_io_region_addr(d, 0, 0x80800000 + 0x00040000); |
1768 | f2aa58c6 | bellard | } |
1769 | f2aa58c6 | bellard | } |
1770 | f2aa58c6 | bellard | break;
|
1771 | 1f62d938 | bellard | case 0xff00: |
1772 | f2aa58c6 | bellard | if (vendor_id == 0x0106b && |
1773 | f2aa58c6 | bellard | (device_id == 0x0017 || device_id == 0x0022)) { |
1774 | 1f62d938 | bellard | /* macio bridge */
|
1775 | 1f62d938 | bellard | pci_set_io_region_addr(d, 0, 0x80800000); |
1776 | 1f62d938 | bellard | } |
1777 | 1f62d938 | bellard | break;
|
1778 | 69b91039 | bellard | default:
|
1779 | 4c7634bc | bellard | default_map:
|
1780 | 69b91039 | bellard | /* default memory mappings */
|
1781 | 8a8696a3 | bellard | for(i = 0; i < PCI_NUM_REGIONS; i++) { |
1782 | 69b91039 | bellard | r = &d->io_regions[i]; |
1783 | 69b91039 | bellard | if (r->size) {
|
1784 | 69b91039 | bellard | if (r->type & PCI_ADDRESS_SPACE_IO)
|
1785 | 69b91039 | bellard | paddr = &pci_bios_io_addr; |
1786 | 69b91039 | bellard | else
|
1787 | 69b91039 | bellard | paddr = &pci_bios_mem_addr; |
1788 | 69b91039 | bellard | *paddr = (*paddr + r->size - 1) & ~(r->size - 1); |
1789 | 69b91039 | bellard | pci_set_io_region_addr(d, i, *paddr); |
1790 | 69b91039 | bellard | *paddr += r->size; |
1791 | 69b91039 | bellard | } |
1792 | 69b91039 | bellard | } |
1793 | 69b91039 | bellard | break;
|
1794 | 69b91039 | bellard | } |
1795 | 0ac32c83 | bellard | |
1796 | 0ac32c83 | bellard | /* map the interrupt */
|
1797 | 0ac32c83 | bellard | pin = pci_config_readb(d, PCI_INTERRUPT_PIN); |
1798 | 0ac32c83 | bellard | if (pin != 0) { |
1799 | 0ac32c83 | bellard | pin = pci_slot_get_pirq(d, pin - 1);
|
1800 | 0ac32c83 | bellard | pic_irq = pci_irqs[pin]; |
1801 | 0ac32c83 | bellard | pci_config_writeb(d, PCI_INTERRUPT_LINE, pic_irq); |
1802 | 0ac32c83 | bellard | } |
1803 | 69b91039 | bellard | } |
1804 | 69b91039 | bellard | |
1805 | 69b91039 | bellard | /*
|
1806 | 69b91039 | bellard | * This function initializes the PCI devices as a normal PCI BIOS
|
1807 | 69b91039 | bellard | * would do. It is provided just in case the BIOS has no support for
|
1808 | 69b91039 | bellard | * PCI.
|
1809 | 69b91039 | bellard | */
|
1810 | 69b91039 | bellard | void pci_bios_init(void) |
1811 | 69b91039 | bellard | { |
1812 | 30468f78 | bellard | PCIBus *bus; |
1813 | 30468f78 | bellard | PCIDevice *d; |
1814 | 30468f78 | bellard | int devfn, i, irq;
|
1815 | 0ac32c83 | bellard | uint8_t elcr[2];
|
1816 | 69b91039 | bellard | |
1817 | 69b91039 | bellard | pci_bios_io_addr = 0xc000;
|
1818 | 69b91039 | bellard | pci_bios_mem_addr = 0xf0000000;
|
1819 | 69b91039 | bellard | |
1820 | 0ac32c83 | bellard | /* activate IRQ mappings */
|
1821 | 0ac32c83 | bellard | elcr[0] = 0x00; |
1822 | 0ac32c83 | bellard | elcr[1] = 0x00; |
1823 | 0ac32c83 | bellard | for(i = 0; i < 4; i++) { |
1824 | 0ac32c83 | bellard | irq = pci_irqs[i]; |
1825 | 0ac32c83 | bellard | /* set to trigger level */
|
1826 | 0ac32c83 | bellard | elcr[irq >> 3] |= (1 << (irq & 7)); |
1827 | 0ac32c83 | bellard | /* activate irq remapping in PIIX */
|
1828 | 0ac32c83 | bellard | pci_config_writeb((PCIDevice *)piix3_state, 0x60 + i, irq);
|
1829 | 0ac32c83 | bellard | } |
1830 | 0ac32c83 | bellard | isa_outb(elcr[0], 0x4d0); |
1831 | 0ac32c83 | bellard | isa_outb(elcr[1], 0x4d1); |
1832 | 0ac32c83 | bellard | |
1833 | 30468f78 | bellard | bus = first_bus; |
1834 | 30468f78 | bellard | if (bus) {
|
1835 | 30468f78 | bellard | for(devfn = 0; devfn < 256; devfn++) { |
1836 | 30468f78 | bellard | d = bus->devices[devfn]; |
1837 | 30468f78 | bellard | if (d)
|
1838 | 30468f78 | bellard | pci_bios_init_device(d); |
1839 | 77d4bc34 | bellard | } |
1840 | 77d4bc34 | bellard | } |
1841 | 77d4bc34 | bellard | } |
1842 | a41b2ff2 | pbrook | |
1843 | a41b2ff2 | pbrook | /* Initialize a PCI NIC. */
|
1844 | a41b2ff2 | pbrook | void pci_nic_init(PCIBus *bus, NICInfo *nd)
|
1845 | a41b2ff2 | pbrook | { |
1846 | a41b2ff2 | pbrook | if (strcmp(nd->model, "ne2k_pci") == 0) { |
1847 | a41b2ff2 | pbrook | pci_ne2000_init(bus, nd); |
1848 | a41b2ff2 | pbrook | } else if (strcmp(nd->model, "rtl8139") == 0) { |
1849 | a41b2ff2 | pbrook | pci_rtl8139_init(bus, nd); |
1850 | a41b2ff2 | pbrook | } else {
|
1851 | a41b2ff2 | pbrook | fprintf(stderr, "qemu: Unsupported NIC: %s\n", nd->model);
|
1852 | a41b2ff2 | pbrook | exit (1);
|
1853 | a41b2ff2 | pbrook | } |
1854 | a41b2ff2 | pbrook | } |