Statistics
| Branch: | Revision:

root / tcg / i386 / tcg-target.c @ 2966b390

History | View | Annotate | Download (36.1 kB)

1 c896fe29 bellard
/*
2 c896fe29 bellard
 * Tiny Code Generator for QEMU
3 c896fe29 bellard
 *
4 c896fe29 bellard
 * Copyright (c) 2008 Fabrice Bellard
5 c896fe29 bellard
 *
6 c896fe29 bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 c896fe29 bellard
 * of this software and associated documentation files (the "Software"), to deal
8 c896fe29 bellard
 * in the Software without restriction, including without limitation the rights
9 c896fe29 bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 c896fe29 bellard
 * copies of the Software, and to permit persons to whom the Software is
11 c896fe29 bellard
 * furnished to do so, subject to the following conditions:
12 c896fe29 bellard
 *
13 c896fe29 bellard
 * The above copyright notice and this permission notice shall be included in
14 c896fe29 bellard
 * all copies or substantial portions of the Software.
15 c896fe29 bellard
 *
16 c896fe29 bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 c896fe29 bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 c896fe29 bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 c896fe29 bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 c896fe29 bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 c896fe29 bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 c896fe29 bellard
 * THE SOFTWARE.
23 c896fe29 bellard
 */
24 d4a9eb1f blueswir1
25 d4a9eb1f blueswir1
#ifndef NDEBUG
26 d4a9eb1f blueswir1
static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = {
27 c896fe29 bellard
    "%eax",
28 c896fe29 bellard
    "%ecx",
29 c896fe29 bellard
    "%edx",
30 c896fe29 bellard
    "%ebx",
31 c896fe29 bellard
    "%esp",
32 c896fe29 bellard
    "%ebp",
33 c896fe29 bellard
    "%esi",
34 c896fe29 bellard
    "%edi",
35 c896fe29 bellard
};
36 d4a9eb1f blueswir1
#endif
37 c896fe29 bellard
38 d4a9eb1f blueswir1
static const int tcg_target_reg_alloc_order[] = {
39 c896fe29 bellard
    TCG_REG_EAX,
40 c896fe29 bellard
    TCG_REG_EDX,
41 c896fe29 bellard
    TCG_REG_ECX,
42 c896fe29 bellard
    TCG_REG_EBX,
43 c896fe29 bellard
    TCG_REG_ESI,
44 c896fe29 bellard
    TCG_REG_EDI,
45 c896fe29 bellard
    TCG_REG_EBP,
46 c896fe29 bellard
};
47 c896fe29 bellard
48 d4a9eb1f blueswir1
static const int tcg_target_call_iarg_regs[3] = { TCG_REG_EAX, TCG_REG_EDX, TCG_REG_ECX };
49 d4a9eb1f blueswir1
static const int tcg_target_call_oarg_regs[2] = { TCG_REG_EAX, TCG_REG_EDX };
50 c896fe29 bellard
51 b03cce8e bellard
static uint8_t *tb_ret_addr;
52 b03cce8e bellard
53 c896fe29 bellard
static void patch_reloc(uint8_t *code_ptr, int type, 
54 f54b3f92 aurel32
                        tcg_target_long value, tcg_target_long addend)
55 c896fe29 bellard
{
56 f54b3f92 aurel32
    value += addend;
57 c896fe29 bellard
    switch(type) {
58 c896fe29 bellard
    case R_386_32:
59 c896fe29 bellard
        *(uint32_t *)code_ptr = value;
60 c896fe29 bellard
        break;
61 c896fe29 bellard
    case R_386_PC32:
62 c896fe29 bellard
        *(uint32_t *)code_ptr = value - (long)code_ptr;
63 c896fe29 bellard
        break;
64 c896fe29 bellard
    default:
65 c896fe29 bellard
        tcg_abort();
66 c896fe29 bellard
    }
67 c896fe29 bellard
}
68 c896fe29 bellard
69 c896fe29 bellard
/* maximum number of register used for input function arguments */
70 c896fe29 bellard
static inline int tcg_target_get_call_iarg_regs_count(int flags)
71 c896fe29 bellard
{
72 c896fe29 bellard
    flags &= TCG_CALL_TYPE_MASK;
73 c896fe29 bellard
    switch(flags) {
74 c896fe29 bellard
    case TCG_CALL_TYPE_STD:
75 c896fe29 bellard
        return 0;
76 c896fe29 bellard
    case TCG_CALL_TYPE_REGPARM_1:
77 c896fe29 bellard
    case TCG_CALL_TYPE_REGPARM_2:
78 c896fe29 bellard
    case TCG_CALL_TYPE_REGPARM:
79 c896fe29 bellard
        return flags - TCG_CALL_TYPE_REGPARM_1 + 1;
80 c896fe29 bellard
    default:
81 c896fe29 bellard
        tcg_abort();
82 c896fe29 bellard
    }
83 c896fe29 bellard
}
84 c896fe29 bellard
85 c896fe29 bellard
/* parse target specific constraints */
86 d4a9eb1f blueswir1
static int target_parse_constraint(TCGArgConstraint *ct, const char **pct_str)
87 c896fe29 bellard
{
88 c896fe29 bellard
    const char *ct_str;
89 c896fe29 bellard
90 c896fe29 bellard
    ct_str = *pct_str;
91 c896fe29 bellard
    switch(ct_str[0]) {
92 c896fe29 bellard
    case 'a':
93 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
94 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EAX);
95 c896fe29 bellard
        break;
96 c896fe29 bellard
    case 'b':
97 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
98 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EBX);
99 c896fe29 bellard
        break;
100 c896fe29 bellard
    case 'c':
101 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
102 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_ECX);
103 c896fe29 bellard
        break;
104 c896fe29 bellard
    case 'd':
105 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
106 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EDX);
107 c896fe29 bellard
        break;
108 c896fe29 bellard
    case 'S':
109 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
110 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_ESI);
111 c896fe29 bellard
        break;
112 c896fe29 bellard
    case 'D':
113 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
114 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EDI);
115 c896fe29 bellard
        break;
116 c896fe29 bellard
    case 'q':
117 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
118 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xf);
119 c896fe29 bellard
        break;
120 c896fe29 bellard
    case 'r':
121 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
122 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xff);
123 c896fe29 bellard
        break;
124 c896fe29 bellard
125 c896fe29 bellard
        /* qemu_ld/st address constraint */
126 c896fe29 bellard
    case 'L':
127 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
128 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xff);
129 c896fe29 bellard
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_EAX);
130 c896fe29 bellard
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_EDX);
131 c896fe29 bellard
        break;
132 c896fe29 bellard
    default:
133 c896fe29 bellard
        return -1;
134 c896fe29 bellard
    }
135 c896fe29 bellard
    ct_str++;
136 c896fe29 bellard
    *pct_str = ct_str;
137 c896fe29 bellard
    return 0;
138 c896fe29 bellard
}
139 c896fe29 bellard
140 c896fe29 bellard
/* test if a constant matches the constraint */
141 c896fe29 bellard
static inline int tcg_target_const_match(tcg_target_long val,
142 c896fe29 bellard
                                         const TCGArgConstraint *arg_ct)
143 c896fe29 bellard
{
144 c896fe29 bellard
    int ct;
145 c896fe29 bellard
    ct = arg_ct->ct;
146 c896fe29 bellard
    if (ct & TCG_CT_CONST)
147 c896fe29 bellard
        return 1;
148 c896fe29 bellard
    else
149 c896fe29 bellard
        return 0;
150 c896fe29 bellard
}
151 c896fe29 bellard
152 c896fe29 bellard
#define ARITH_ADD 0
153 c896fe29 bellard
#define ARITH_OR  1
154 c896fe29 bellard
#define ARITH_ADC 2
155 c896fe29 bellard
#define ARITH_SBB 3
156 c896fe29 bellard
#define ARITH_AND 4
157 c896fe29 bellard
#define ARITH_SUB 5
158 c896fe29 bellard
#define ARITH_XOR 6
159 c896fe29 bellard
#define ARITH_CMP 7
160 c896fe29 bellard
161 9619376c aurel32
#define SHIFT_ROL 0
162 9619376c aurel32
#define SHIFT_ROR 1
163 c896fe29 bellard
#define SHIFT_SHL 4
164 c896fe29 bellard
#define SHIFT_SHR 5
165 c896fe29 bellard
#define SHIFT_SAR 7
166 c896fe29 bellard
167 c896fe29 bellard
#define JCC_JMP (-1)
168 c896fe29 bellard
#define JCC_JO  0x0
169 c896fe29 bellard
#define JCC_JNO 0x1
170 c896fe29 bellard
#define JCC_JB  0x2
171 c896fe29 bellard
#define JCC_JAE 0x3
172 c896fe29 bellard
#define JCC_JE  0x4
173 c896fe29 bellard
#define JCC_JNE 0x5
174 c896fe29 bellard
#define JCC_JBE 0x6
175 c896fe29 bellard
#define JCC_JA  0x7
176 c896fe29 bellard
#define JCC_JS  0x8
177 c896fe29 bellard
#define JCC_JNS 0x9
178 c896fe29 bellard
#define JCC_JP  0xa
179 c896fe29 bellard
#define JCC_JNP 0xb
180 c896fe29 bellard
#define JCC_JL  0xc
181 c896fe29 bellard
#define JCC_JGE 0xd
182 c896fe29 bellard
#define JCC_JLE 0xe
183 c896fe29 bellard
#define JCC_JG  0xf
184 c896fe29 bellard
185 c896fe29 bellard
#define P_EXT   0x100 /* 0x0f opcode prefix */
186 c896fe29 bellard
187 c896fe29 bellard
static const uint8_t tcg_cond_to_jcc[10] = {
188 c896fe29 bellard
    [TCG_COND_EQ] = JCC_JE,
189 c896fe29 bellard
    [TCG_COND_NE] = JCC_JNE,
190 c896fe29 bellard
    [TCG_COND_LT] = JCC_JL,
191 c896fe29 bellard
    [TCG_COND_GE] = JCC_JGE,
192 c896fe29 bellard
    [TCG_COND_LE] = JCC_JLE,
193 c896fe29 bellard
    [TCG_COND_GT] = JCC_JG,
194 c896fe29 bellard
    [TCG_COND_LTU] = JCC_JB,
195 c896fe29 bellard
    [TCG_COND_GEU] = JCC_JAE,
196 c896fe29 bellard
    [TCG_COND_LEU] = JCC_JBE,
197 c896fe29 bellard
    [TCG_COND_GTU] = JCC_JA,
198 c896fe29 bellard
};
199 c896fe29 bellard
200 c896fe29 bellard
static inline void tcg_out_opc(TCGContext *s, int opc)
201 c896fe29 bellard
{
202 c896fe29 bellard
    if (opc & P_EXT)
203 c896fe29 bellard
        tcg_out8(s, 0x0f);
204 c896fe29 bellard
    tcg_out8(s, opc);
205 c896fe29 bellard
}
206 c896fe29 bellard
207 c896fe29 bellard
static inline void tcg_out_modrm(TCGContext *s, int opc, int r, int rm)
208 c896fe29 bellard
{
209 c896fe29 bellard
    tcg_out_opc(s, opc);
210 c896fe29 bellard
    tcg_out8(s, 0xc0 | (r << 3) | rm);
211 c896fe29 bellard
}
212 c896fe29 bellard
213 c896fe29 bellard
/* rm == -1 means no register index */
214 c896fe29 bellard
static inline void tcg_out_modrm_offset(TCGContext *s, int opc, int r, int rm, 
215 c896fe29 bellard
                                        int32_t offset)
216 c896fe29 bellard
{
217 c896fe29 bellard
    tcg_out_opc(s, opc);
218 c896fe29 bellard
    if (rm == -1) {
219 c896fe29 bellard
        tcg_out8(s, 0x05 | (r << 3));
220 c896fe29 bellard
        tcg_out32(s, offset);
221 c896fe29 bellard
    } else if (offset == 0 && rm != TCG_REG_EBP) {
222 c896fe29 bellard
        if (rm == TCG_REG_ESP) {
223 c896fe29 bellard
            tcg_out8(s, 0x04 | (r << 3));
224 c896fe29 bellard
            tcg_out8(s, 0x24);
225 c896fe29 bellard
        } else {
226 c896fe29 bellard
            tcg_out8(s, 0x00 | (r << 3) | rm);
227 c896fe29 bellard
        }
228 c896fe29 bellard
    } else if ((int8_t)offset == offset) {
229 c896fe29 bellard
        if (rm == TCG_REG_ESP) {
230 c896fe29 bellard
            tcg_out8(s, 0x44 | (r << 3));
231 c896fe29 bellard
            tcg_out8(s, 0x24);
232 c896fe29 bellard
        } else {
233 c896fe29 bellard
            tcg_out8(s, 0x40 | (r << 3) | rm);
234 c896fe29 bellard
        }
235 c896fe29 bellard
        tcg_out8(s, offset);
236 c896fe29 bellard
    } else {
237 c896fe29 bellard
        if (rm == TCG_REG_ESP) {
238 c896fe29 bellard
            tcg_out8(s, 0x84 | (r << 3));
239 c896fe29 bellard
            tcg_out8(s, 0x24);
240 c896fe29 bellard
        } else {
241 c896fe29 bellard
            tcg_out8(s, 0x80 | (r << 3) | rm);
242 c896fe29 bellard
        }
243 c896fe29 bellard
        tcg_out32(s, offset);
244 c896fe29 bellard
    }
245 c896fe29 bellard
}
246 c896fe29 bellard
247 c896fe29 bellard
static inline void tcg_out_mov(TCGContext *s, int ret, int arg)
248 c896fe29 bellard
{
249 c896fe29 bellard
    if (arg != ret)
250 c896fe29 bellard
        tcg_out_modrm(s, 0x8b, ret, arg);
251 c896fe29 bellard
}
252 c896fe29 bellard
253 c896fe29 bellard
static inline void tcg_out_movi(TCGContext *s, TCGType type,
254 c896fe29 bellard
                                int ret, int32_t arg)
255 c896fe29 bellard
{
256 c896fe29 bellard
    if (arg == 0) {
257 c896fe29 bellard
        /* xor r0,r0 */
258 c896fe29 bellard
        tcg_out_modrm(s, 0x01 | (ARITH_XOR << 3), ret, ret);
259 c896fe29 bellard
    } else {
260 c896fe29 bellard
        tcg_out8(s, 0xb8 + ret);
261 c896fe29 bellard
        tcg_out32(s, arg);
262 c896fe29 bellard
    }
263 c896fe29 bellard
}
264 c896fe29 bellard
265 e4d5434c blueswir1
static inline void tcg_out_ld(TCGContext *s, TCGType type, int ret,
266 e4d5434c blueswir1
                              int arg1, tcg_target_long arg2)
267 c896fe29 bellard
{
268 c896fe29 bellard
    /* movl */
269 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x8b, ret, arg1, arg2);
270 c896fe29 bellard
}
271 c896fe29 bellard
272 e4d5434c blueswir1
static inline void tcg_out_st(TCGContext *s, TCGType type, int arg,
273 e4d5434c blueswir1
                              int arg1, tcg_target_long arg2)
274 c896fe29 bellard
{
275 c896fe29 bellard
    /* movl */
276 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x89, arg, arg1, arg2);
277 c896fe29 bellard
}
278 c896fe29 bellard
279 17cf428f Aurelien Jarno
static inline void tgen_arithi(TCGContext *s, int c, int r0, int32_t val, int cf)
280 c896fe29 bellard
{
281 17cf428f Aurelien Jarno
    if (!cf && ((c == ARITH_ADD && val == 1) || (c == ARITH_SUB && val == -1))) {
282 17cf428f Aurelien Jarno
        /* inc */
283 17cf428f Aurelien Jarno
        tcg_out_opc(s, 0x40 + r0);
284 17cf428f Aurelien Jarno
    } else if (!cf && ((c == ARITH_ADD && val == -1) || (c == ARITH_SUB && val == 1))) {
285 17cf428f Aurelien Jarno
        /* dec */
286 17cf428f Aurelien Jarno
        tcg_out_opc(s, 0x48 + r0);
287 17cf428f Aurelien Jarno
    } else if (val == (int8_t)val) {
288 c896fe29 bellard
        tcg_out_modrm(s, 0x83, c, r0);
289 c896fe29 bellard
        tcg_out8(s, val);
290 b70650cb Aurelien Jarno
    } else if (c == ARITH_AND && val == 0xffu && r0 < 4) {
291 b70650cb Aurelien Jarno
        /* movzbl */
292 b70650cb Aurelien Jarno
        tcg_out_modrm(s, 0xb6 | P_EXT, r0, r0);
293 b70650cb Aurelien Jarno
    } else if (c == ARITH_AND && val == 0xffffu) {
294 b70650cb Aurelien Jarno
        /* movzwl */
295 b70650cb Aurelien Jarno
        tcg_out_modrm(s, 0xb7 | P_EXT, r0, r0);
296 c896fe29 bellard
    } else {
297 c896fe29 bellard
        tcg_out_modrm(s, 0x81, c, r0);
298 c896fe29 bellard
        tcg_out32(s, val);
299 c896fe29 bellard
    }
300 c896fe29 bellard
}
301 c896fe29 bellard
302 3e9a474e aurel32
static void tcg_out_addi(TCGContext *s, int reg, tcg_target_long val)
303 c896fe29 bellard
{
304 c896fe29 bellard
    if (val != 0)
305 17cf428f Aurelien Jarno
        tgen_arithi(s, ARITH_ADD, reg, val, 0);
306 c896fe29 bellard
}
307 c896fe29 bellard
308 c896fe29 bellard
static void tcg_out_jxx(TCGContext *s, int opc, int label_index)
309 c896fe29 bellard
{
310 c896fe29 bellard
    int32_t val, val1;
311 c896fe29 bellard
    TCGLabel *l = &s->labels[label_index];
312 c896fe29 bellard
    
313 c896fe29 bellard
    if (l->has_value) {
314 c896fe29 bellard
        val = l->u.value - (tcg_target_long)s->code_ptr;
315 c896fe29 bellard
        val1 = val - 2;
316 c896fe29 bellard
        if ((int8_t)val1 == val1) {
317 c896fe29 bellard
            if (opc == -1)
318 c896fe29 bellard
                tcg_out8(s, 0xeb);
319 c896fe29 bellard
            else
320 c896fe29 bellard
                tcg_out8(s, 0x70 + opc);
321 c896fe29 bellard
            tcg_out8(s, val1);
322 c896fe29 bellard
        } else {
323 c896fe29 bellard
            if (opc == -1) {
324 c896fe29 bellard
                tcg_out8(s, 0xe9);
325 c896fe29 bellard
                tcg_out32(s, val - 5);
326 c896fe29 bellard
            } else {
327 c896fe29 bellard
                tcg_out8(s, 0x0f);
328 c896fe29 bellard
                tcg_out8(s, 0x80 + opc);
329 c896fe29 bellard
                tcg_out32(s, val - 6);
330 c896fe29 bellard
            }
331 c896fe29 bellard
        }
332 c896fe29 bellard
    } else {
333 c896fe29 bellard
        if (opc == -1) {
334 c896fe29 bellard
            tcg_out8(s, 0xe9);
335 c896fe29 bellard
        } else {
336 c896fe29 bellard
            tcg_out8(s, 0x0f);
337 c896fe29 bellard
            tcg_out8(s, 0x80 + opc);
338 c896fe29 bellard
        }
339 c896fe29 bellard
        tcg_out_reloc(s, s->code_ptr, R_386_PC32, label_index, -4);
340 623e265c pbrook
        s->code_ptr += 4;
341 c896fe29 bellard
    }
342 c896fe29 bellard
}
343 c896fe29 bellard
344 c896fe29 bellard
static void tcg_out_brcond(TCGContext *s, int cond, 
345 c896fe29 bellard
                           TCGArg arg1, TCGArg arg2, int const_arg2,
346 c896fe29 bellard
                           int label_index)
347 c896fe29 bellard
{
348 c896fe29 bellard
    if (const_arg2) {
349 c896fe29 bellard
        if (arg2 == 0) {
350 c896fe29 bellard
            /* test r, r */
351 c896fe29 bellard
            tcg_out_modrm(s, 0x85, arg1, arg1);
352 c896fe29 bellard
        } else {
353 17cf428f Aurelien Jarno
            tgen_arithi(s, ARITH_CMP, arg1, arg2, 0);
354 c896fe29 bellard
        }
355 c896fe29 bellard
    } else {
356 bb210e78 bellard
        tcg_out_modrm(s, 0x01 | (ARITH_CMP << 3), arg2, arg1);
357 c896fe29 bellard
    }
358 affa3264 bellard
    tcg_out_jxx(s, tcg_cond_to_jcc[cond], label_index);
359 c896fe29 bellard
}
360 c896fe29 bellard
361 c896fe29 bellard
/* XXX: we implement it at the target level to avoid having to
362 c896fe29 bellard
   handle cross basic blocks temporaries */
363 c896fe29 bellard
static void tcg_out_brcond2(TCGContext *s,
364 c896fe29 bellard
                            const TCGArg *args, const int *const_args)
365 c896fe29 bellard
{
366 c896fe29 bellard
    int label_next;
367 c896fe29 bellard
    label_next = gen_new_label();
368 c896fe29 bellard
    switch(args[4]) {
369 c896fe29 bellard
    case TCG_COND_EQ:
370 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[0], args[2], const_args[2], label_next);
371 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_EQ, args[1], args[3], const_args[3], args[5]);
372 c896fe29 bellard
        break;
373 c896fe29 bellard
    case TCG_COND_NE:
374 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[0], args[2], const_args[2], args[5]);
375 bb210e78 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], args[5]);
376 c896fe29 bellard
        break;
377 c896fe29 bellard
    case TCG_COND_LT:
378 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LT, args[1], args[3], const_args[3], args[5]);
379 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
380 d643ccca bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[0], args[2], const_args[2], args[5]);
381 c896fe29 bellard
        break;
382 c896fe29 bellard
    case TCG_COND_LE:
383 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LT, args[1], args[3], const_args[3], args[5]);
384 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
385 d643ccca bellard
        tcg_out_brcond(s, TCG_COND_LEU, args[0], args[2], const_args[2], args[5]);
386 c896fe29 bellard
        break;
387 c896fe29 bellard
    case TCG_COND_GT:
388 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GT, args[1], args[3], const_args[3], args[5]);
389 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
390 d643ccca bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[0], args[2], const_args[2], args[5]);
391 c896fe29 bellard
        break;
392 c896fe29 bellard
    case TCG_COND_GE:
393 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GT, args[1], args[3], const_args[3], args[5]);
394 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
395 d643ccca bellard
        tcg_out_brcond(s, TCG_COND_GEU, args[0], args[2], const_args[2], args[5]);
396 c896fe29 bellard
        break;
397 c896fe29 bellard
    case TCG_COND_LTU:
398 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[1], args[3], const_args[3], args[5]);
399 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
400 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[0], args[2], const_args[2], args[5]);
401 c896fe29 bellard
        break;
402 c896fe29 bellard
    case TCG_COND_LEU:
403 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[1], args[3], const_args[3], args[5]);
404 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
405 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LEU, args[0], args[2], const_args[2], args[5]);
406 c896fe29 bellard
        break;
407 c896fe29 bellard
    case TCG_COND_GTU:
408 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[1], args[3], const_args[3], args[5]);
409 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
410 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[0], args[2], const_args[2], args[5]);
411 c896fe29 bellard
        break;
412 c896fe29 bellard
    case TCG_COND_GEU:
413 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[1], args[3], const_args[3], args[5]);
414 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
415 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GEU, args[0], args[2], const_args[2], args[5]);
416 c896fe29 bellard
        break;
417 c896fe29 bellard
    default:
418 c896fe29 bellard
        tcg_abort();
419 c896fe29 bellard
    }
420 c896fe29 bellard
    tcg_out_label(s, label_next, (tcg_target_long)s->code_ptr);
421 c896fe29 bellard
}
422 c896fe29 bellard
423 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
424 79383c9c blueswir1
425 79383c9c blueswir1
#include "../../softmmu_defs.h"
426 c896fe29 bellard
427 c896fe29 bellard
static void *qemu_ld_helpers[4] = {
428 c896fe29 bellard
    __ldb_mmu,
429 c896fe29 bellard
    __ldw_mmu,
430 c896fe29 bellard
    __ldl_mmu,
431 c896fe29 bellard
    __ldq_mmu,
432 c896fe29 bellard
};
433 c896fe29 bellard
434 c896fe29 bellard
static void *qemu_st_helpers[4] = {
435 c896fe29 bellard
    __stb_mmu,
436 c896fe29 bellard
    __stw_mmu,
437 c896fe29 bellard
    __stl_mmu,
438 c896fe29 bellard
    __stq_mmu,
439 c896fe29 bellard
};
440 c896fe29 bellard
#endif
441 c896fe29 bellard
442 379f6698 Paul Brook
#ifndef CONFIG_USER_ONLY
443 379f6698 Paul Brook
#define GUEST_BASE 0
444 379f6698 Paul Brook
#endif
445 379f6698 Paul Brook
446 c896fe29 bellard
/* XXX: qemu_ld and qemu_st could be modified to clobber only EDX and
447 c896fe29 bellard
   EAX. It will be useful once fixed registers globals are less
448 c896fe29 bellard
   common. */
449 c896fe29 bellard
static void tcg_out_qemu_ld(TCGContext *s, const TCGArg *args,
450 c896fe29 bellard
                            int opc)
451 c896fe29 bellard
{
452 c896fe29 bellard
    int addr_reg, data_reg, data_reg2, r0, r1, mem_index, s_bits, bswap;
453 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
454 c896fe29 bellard
    uint8_t *label1_ptr, *label2_ptr;
455 c896fe29 bellard
#endif
456 c896fe29 bellard
#if TARGET_LONG_BITS == 64
457 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
458 c896fe29 bellard
    uint8_t *label3_ptr;
459 c896fe29 bellard
#endif
460 c896fe29 bellard
    int addr_reg2;
461 c896fe29 bellard
#endif
462 c896fe29 bellard
463 c896fe29 bellard
    data_reg = *args++;
464 c896fe29 bellard
    if (opc == 3)
465 c896fe29 bellard
        data_reg2 = *args++;
466 c896fe29 bellard
    else
467 c896fe29 bellard
        data_reg2 = 0;
468 c896fe29 bellard
    addr_reg = *args++;
469 c896fe29 bellard
#if TARGET_LONG_BITS == 64
470 c896fe29 bellard
    addr_reg2 = *args++;
471 c896fe29 bellard
#endif
472 c896fe29 bellard
    mem_index = *args;
473 c896fe29 bellard
    s_bits = opc & 3;
474 c896fe29 bellard
475 c896fe29 bellard
    r0 = TCG_REG_EAX;
476 c896fe29 bellard
    r1 = TCG_REG_EDX;
477 c896fe29 bellard
478 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
479 c896fe29 bellard
    tcg_out_mov(s, r1, addr_reg); 
480 c896fe29 bellard
481 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg); 
482 c896fe29 bellard
 
483 c896fe29 bellard
    tcg_out_modrm(s, 0xc1, 5, r1); /* shr $x, r1 */
484 c896fe29 bellard
    tcg_out8(s, TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS); 
485 c896fe29 bellard
    
486 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r0); /* andl $x, r0 */
487 c896fe29 bellard
    tcg_out32(s, TARGET_PAGE_MASK | ((1 << s_bits) - 1));
488 c896fe29 bellard
    
489 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r1); /* andl $x, r1 */
490 c896fe29 bellard
    tcg_out32(s, (CPU_TLB_SIZE - 1) << CPU_TLB_ENTRY_BITS);
491 c896fe29 bellard
492 c896fe29 bellard
    tcg_out_opc(s, 0x8d); /* lea offset(r1, %ebp), r1 */
493 c896fe29 bellard
    tcg_out8(s, 0x80 | (r1 << 3) | 0x04);
494 c896fe29 bellard
    tcg_out8(s, (5 << 3) | r1);
495 c896fe29 bellard
    tcg_out32(s, offsetof(CPUState, tlb_table[mem_index][0].addr_read));
496 c896fe29 bellard
497 c896fe29 bellard
    /* cmp 0(r1), r0 */
498 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, r0, r1, 0);
499 c896fe29 bellard
    
500 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg);
501 c896fe29 bellard
    
502 c896fe29 bellard
#if TARGET_LONG_BITS == 32
503 c896fe29 bellard
    /* je label1 */
504 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
505 c896fe29 bellard
    label1_ptr = s->code_ptr;
506 c896fe29 bellard
    s->code_ptr++;
507 c896fe29 bellard
#else
508 c896fe29 bellard
    /* jne label3 */
509 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JNE);
510 c896fe29 bellard
    label3_ptr = s->code_ptr;
511 c896fe29 bellard
    s->code_ptr++;
512 c896fe29 bellard
    
513 c896fe29 bellard
    /* cmp 4(r1), addr_reg2 */
514 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, addr_reg2, r1, 4);
515 c896fe29 bellard
516 c896fe29 bellard
    /* je label1 */
517 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
518 c896fe29 bellard
    label1_ptr = s->code_ptr;
519 c896fe29 bellard
    s->code_ptr++;
520 c896fe29 bellard
    
521 c896fe29 bellard
    /* label3: */
522 c896fe29 bellard
    *label3_ptr = s->code_ptr - label3_ptr - 1;
523 c896fe29 bellard
#endif
524 c896fe29 bellard
525 c896fe29 bellard
    /* XXX: move that code at the end of the TB */
526 c896fe29 bellard
#if TARGET_LONG_BITS == 32
527 c896fe29 bellard
    tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_EDX, mem_index);
528 c896fe29 bellard
#else
529 c896fe29 bellard
    tcg_out_mov(s, TCG_REG_EDX, addr_reg2);
530 c896fe29 bellard
    tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_ECX, mem_index);
531 c896fe29 bellard
#endif
532 c896fe29 bellard
    tcg_out8(s, 0xe8);
533 c896fe29 bellard
    tcg_out32(s, (tcg_target_long)qemu_ld_helpers[s_bits] - 
534 c896fe29 bellard
              (tcg_target_long)s->code_ptr - 4);
535 c896fe29 bellard
536 c896fe29 bellard
    switch(opc) {
537 c896fe29 bellard
    case 0 | 4:
538 c896fe29 bellard
        /* movsbl */
539 c896fe29 bellard
        tcg_out_modrm(s, 0xbe | P_EXT, data_reg, TCG_REG_EAX);
540 c896fe29 bellard
        break;
541 c896fe29 bellard
    case 1 | 4:
542 c896fe29 bellard
        /* movswl */
543 c896fe29 bellard
        tcg_out_modrm(s, 0xbf | P_EXT, data_reg, TCG_REG_EAX);
544 c896fe29 bellard
        break;
545 c896fe29 bellard
    case 0:
546 9db3ba4d aurel32
        /* movzbl */
547 9db3ba4d aurel32
        tcg_out_modrm(s, 0xb6 | P_EXT, data_reg, TCG_REG_EAX);
548 9db3ba4d aurel32
        break;
549 c896fe29 bellard
    case 1:
550 9db3ba4d aurel32
        /* movzwl */
551 9db3ba4d aurel32
        tcg_out_modrm(s, 0xb7 | P_EXT, data_reg, TCG_REG_EAX);
552 9db3ba4d aurel32
        break;
553 c896fe29 bellard
    case 2:
554 c896fe29 bellard
    default:
555 c896fe29 bellard
        tcg_out_mov(s, data_reg, TCG_REG_EAX);
556 c896fe29 bellard
        break;
557 c896fe29 bellard
    case 3:
558 c896fe29 bellard
        if (data_reg == TCG_REG_EDX) {
559 c896fe29 bellard
            tcg_out_opc(s, 0x90 + TCG_REG_EDX); /* xchg %edx, %eax */
560 c896fe29 bellard
            tcg_out_mov(s, data_reg2, TCG_REG_EAX);
561 c896fe29 bellard
        } else {
562 c896fe29 bellard
            tcg_out_mov(s, data_reg, TCG_REG_EAX);
563 c896fe29 bellard
            tcg_out_mov(s, data_reg2, TCG_REG_EDX);
564 c896fe29 bellard
        }
565 c896fe29 bellard
        break;
566 c896fe29 bellard
    }
567 c896fe29 bellard
568 c896fe29 bellard
    /* jmp label2 */
569 c896fe29 bellard
    tcg_out8(s, 0xeb);
570 c896fe29 bellard
    label2_ptr = s->code_ptr;
571 c896fe29 bellard
    s->code_ptr++;
572 c896fe29 bellard
    
573 c896fe29 bellard
    /* label1: */
574 c896fe29 bellard
    *label1_ptr = s->code_ptr - label1_ptr - 1;
575 c896fe29 bellard
576 c896fe29 bellard
    /* add x(r1), r0 */
577 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x03, r0, r1, offsetof(CPUTLBEntry, addend) - 
578 c896fe29 bellard
                         offsetof(CPUTLBEntry, addr_read));
579 c896fe29 bellard
#else
580 c896fe29 bellard
    r0 = addr_reg;
581 c896fe29 bellard
#endif
582 c896fe29 bellard
583 c896fe29 bellard
#ifdef TARGET_WORDS_BIGENDIAN
584 c896fe29 bellard
    bswap = 1;
585 c896fe29 bellard
#else
586 c896fe29 bellard
    bswap = 0;
587 c896fe29 bellard
#endif
588 c896fe29 bellard
    switch(opc) {
589 c896fe29 bellard
    case 0:
590 c896fe29 bellard
        /* movzbl */
591 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0xb6 | P_EXT, data_reg, r0, GUEST_BASE);
592 c896fe29 bellard
        break;
593 c896fe29 bellard
    case 0 | 4:
594 c896fe29 bellard
        /* movsbl */
595 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0xbe | P_EXT, data_reg, r0, GUEST_BASE);
596 c896fe29 bellard
        break;
597 c896fe29 bellard
    case 1:
598 c896fe29 bellard
        /* movzwl */
599 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0xb7 | P_EXT, data_reg, r0, GUEST_BASE);
600 c896fe29 bellard
        if (bswap) {
601 c896fe29 bellard
            /* rolw $8, data_reg */
602 c896fe29 bellard
            tcg_out8(s, 0x66); 
603 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, data_reg);
604 c896fe29 bellard
            tcg_out8(s, 8);
605 c896fe29 bellard
        }
606 c896fe29 bellard
        break;
607 c896fe29 bellard
    case 1 | 4:
608 c896fe29 bellard
        /* movswl */
609 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0xbf | P_EXT, data_reg, r0, GUEST_BASE);
610 c896fe29 bellard
        if (bswap) {
611 c896fe29 bellard
            /* rolw $8, data_reg */
612 c896fe29 bellard
            tcg_out8(s, 0x66); 
613 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, data_reg);
614 c896fe29 bellard
            tcg_out8(s, 8);
615 c896fe29 bellard
616 c896fe29 bellard
            /* movswl data_reg, data_reg */
617 c896fe29 bellard
            tcg_out_modrm(s, 0xbf | P_EXT, data_reg, data_reg);
618 c896fe29 bellard
        }
619 c896fe29 bellard
        break;
620 c896fe29 bellard
    case 2:
621 c896fe29 bellard
        /* movl (r0), data_reg */
622 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0x8b, data_reg, r0, GUEST_BASE);
623 c896fe29 bellard
        if (bswap) {
624 c896fe29 bellard
            /* bswap */
625 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + data_reg) | P_EXT);
626 c896fe29 bellard
        }
627 c896fe29 bellard
        break;
628 c896fe29 bellard
    case 3:
629 c896fe29 bellard
        /* XXX: could be nicer */
630 c896fe29 bellard
        if (r0 == data_reg) {
631 c896fe29 bellard
            r1 = TCG_REG_EDX;
632 c896fe29 bellard
            if (r1 == data_reg)
633 c896fe29 bellard
                r1 = TCG_REG_EAX;
634 c896fe29 bellard
            tcg_out_mov(s, r1, r0);
635 c896fe29 bellard
            r0 = r1;
636 c896fe29 bellard
        }
637 c896fe29 bellard
        if (!bswap) {
638 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0x8b, data_reg, r0, GUEST_BASE);
639 adea8197 Juan Quintela
            tcg_out_modrm_offset(s, 0x8b, data_reg2, r0, GUEST_BASE + 4);
640 c896fe29 bellard
        } else {
641 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0x8b, data_reg, r0, GUEST_BASE + 4);
642 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + data_reg) | P_EXT);
643 c896fe29 bellard
644 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0x8b, data_reg2, r0, GUEST_BASE);
645 c896fe29 bellard
            /* bswap */
646 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + data_reg2) | P_EXT);
647 c896fe29 bellard
        }
648 c896fe29 bellard
        break;
649 c896fe29 bellard
    default:
650 c896fe29 bellard
        tcg_abort();
651 c896fe29 bellard
    }
652 c896fe29 bellard
653 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
654 c896fe29 bellard
    /* label2: */
655 c896fe29 bellard
    *label2_ptr = s->code_ptr - label2_ptr - 1;
656 c896fe29 bellard
#endif
657 c896fe29 bellard
}
658 c896fe29 bellard
659 c896fe29 bellard
660 c896fe29 bellard
static void tcg_out_qemu_st(TCGContext *s, const TCGArg *args,
661 c896fe29 bellard
                            int opc)
662 c896fe29 bellard
{
663 c896fe29 bellard
    int addr_reg, data_reg, data_reg2, r0, r1, mem_index, s_bits, bswap;
664 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
665 c896fe29 bellard
    uint8_t *label1_ptr, *label2_ptr;
666 c896fe29 bellard
#endif
667 c896fe29 bellard
#if TARGET_LONG_BITS == 64
668 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
669 c896fe29 bellard
    uint8_t *label3_ptr;
670 c896fe29 bellard
#endif
671 c896fe29 bellard
    int addr_reg2;
672 c896fe29 bellard
#endif
673 c896fe29 bellard
674 c896fe29 bellard
    data_reg = *args++;
675 c896fe29 bellard
    if (opc == 3)
676 c896fe29 bellard
        data_reg2 = *args++;
677 c896fe29 bellard
    else
678 c896fe29 bellard
        data_reg2 = 0;
679 c896fe29 bellard
    addr_reg = *args++;
680 c896fe29 bellard
#if TARGET_LONG_BITS == 64
681 c896fe29 bellard
    addr_reg2 = *args++;
682 c896fe29 bellard
#endif
683 c896fe29 bellard
    mem_index = *args;
684 c896fe29 bellard
685 c896fe29 bellard
    s_bits = opc;
686 c896fe29 bellard
687 c896fe29 bellard
    r0 = TCG_REG_EAX;
688 c896fe29 bellard
    r1 = TCG_REG_EDX;
689 c896fe29 bellard
690 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
691 c896fe29 bellard
    tcg_out_mov(s, r1, addr_reg); 
692 c896fe29 bellard
693 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg); 
694 c896fe29 bellard
 
695 c896fe29 bellard
    tcg_out_modrm(s, 0xc1, 5, r1); /* shr $x, r1 */
696 c896fe29 bellard
    tcg_out8(s, TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS); 
697 c896fe29 bellard
    
698 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r0); /* andl $x, r0 */
699 c896fe29 bellard
    tcg_out32(s, TARGET_PAGE_MASK | ((1 << s_bits) - 1));
700 c896fe29 bellard
    
701 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r1); /* andl $x, r1 */
702 c896fe29 bellard
    tcg_out32(s, (CPU_TLB_SIZE - 1) << CPU_TLB_ENTRY_BITS);
703 c896fe29 bellard
704 c896fe29 bellard
    tcg_out_opc(s, 0x8d); /* lea offset(r1, %ebp), r1 */
705 c896fe29 bellard
    tcg_out8(s, 0x80 | (r1 << 3) | 0x04);
706 c896fe29 bellard
    tcg_out8(s, (5 << 3) | r1);
707 c896fe29 bellard
    tcg_out32(s, offsetof(CPUState, tlb_table[mem_index][0].addr_write));
708 c896fe29 bellard
709 c896fe29 bellard
    /* cmp 0(r1), r0 */
710 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, r0, r1, 0);
711 c896fe29 bellard
    
712 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg);
713 c896fe29 bellard
    
714 c896fe29 bellard
#if TARGET_LONG_BITS == 32
715 c896fe29 bellard
    /* je label1 */
716 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
717 c896fe29 bellard
    label1_ptr = s->code_ptr;
718 c896fe29 bellard
    s->code_ptr++;
719 c896fe29 bellard
#else
720 c896fe29 bellard
    /* jne label3 */
721 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JNE);
722 c896fe29 bellard
    label3_ptr = s->code_ptr;
723 c896fe29 bellard
    s->code_ptr++;
724 c896fe29 bellard
    
725 c896fe29 bellard
    /* cmp 4(r1), addr_reg2 */
726 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, addr_reg2, r1, 4);
727 c896fe29 bellard
728 c896fe29 bellard
    /* je label1 */
729 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
730 c896fe29 bellard
    label1_ptr = s->code_ptr;
731 c896fe29 bellard
    s->code_ptr++;
732 c896fe29 bellard
    
733 c896fe29 bellard
    /* label3: */
734 c896fe29 bellard
    *label3_ptr = s->code_ptr - label3_ptr - 1;
735 c896fe29 bellard
#endif
736 c896fe29 bellard
737 c896fe29 bellard
    /* XXX: move that code at the end of the TB */
738 c896fe29 bellard
#if TARGET_LONG_BITS == 32
739 c896fe29 bellard
    if (opc == 3) {
740 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_EDX, data_reg);
741 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_ECX, data_reg2);
742 c896fe29 bellard
        tcg_out8(s, 0x6a); /* push Ib */
743 c896fe29 bellard
        tcg_out8(s, mem_index);
744 c896fe29 bellard
        tcg_out8(s, 0xe8);
745 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
746 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
747 c896fe29 bellard
        tcg_out_addi(s, TCG_REG_ESP, 4);
748 c896fe29 bellard
    } else {
749 c896fe29 bellard
        switch(opc) {
750 c896fe29 bellard
        case 0:
751 c896fe29 bellard
            /* movzbl */
752 c896fe29 bellard
            tcg_out_modrm(s, 0xb6 | P_EXT, TCG_REG_EDX, data_reg);
753 c896fe29 bellard
            break;
754 c896fe29 bellard
        case 1:
755 c896fe29 bellard
            /* movzwl */
756 c896fe29 bellard
            tcg_out_modrm(s, 0xb7 | P_EXT, TCG_REG_EDX, data_reg);
757 c896fe29 bellard
            break;
758 c896fe29 bellard
        case 2:
759 c896fe29 bellard
            tcg_out_mov(s, TCG_REG_EDX, data_reg);
760 c896fe29 bellard
            break;
761 c896fe29 bellard
        }
762 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_ECX, mem_index);
763 c896fe29 bellard
        tcg_out8(s, 0xe8);
764 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
765 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
766 c896fe29 bellard
    }
767 c896fe29 bellard
#else
768 c896fe29 bellard
    if (opc == 3) {
769 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_EDX, addr_reg2);
770 c896fe29 bellard
        tcg_out8(s, 0x6a); /* push Ib */
771 c896fe29 bellard
        tcg_out8(s, mem_index);
772 c896fe29 bellard
        tcg_out_opc(s, 0x50 + data_reg2); /* push */
773 c896fe29 bellard
        tcg_out_opc(s, 0x50 + data_reg); /* push */
774 c896fe29 bellard
        tcg_out8(s, 0xe8);
775 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
776 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
777 c896fe29 bellard
        tcg_out_addi(s, TCG_REG_ESP, 12);
778 c896fe29 bellard
    } else {
779 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_EDX, addr_reg2);
780 c896fe29 bellard
        switch(opc) {
781 c896fe29 bellard
        case 0:
782 c896fe29 bellard
            /* movzbl */
783 c896fe29 bellard
            tcg_out_modrm(s, 0xb6 | P_EXT, TCG_REG_ECX, data_reg);
784 c896fe29 bellard
            break;
785 c896fe29 bellard
        case 1:
786 c896fe29 bellard
            /* movzwl */
787 c896fe29 bellard
            tcg_out_modrm(s, 0xb7 | P_EXT, TCG_REG_ECX, data_reg);
788 c896fe29 bellard
            break;
789 c896fe29 bellard
        case 2:
790 c896fe29 bellard
            tcg_out_mov(s, TCG_REG_ECX, data_reg);
791 c896fe29 bellard
            break;
792 c896fe29 bellard
        }
793 c896fe29 bellard
        tcg_out8(s, 0x6a); /* push Ib */
794 c896fe29 bellard
        tcg_out8(s, mem_index);
795 c896fe29 bellard
        tcg_out8(s, 0xe8);
796 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
797 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
798 c896fe29 bellard
        tcg_out_addi(s, TCG_REG_ESP, 4);
799 c896fe29 bellard
    }
800 c896fe29 bellard
#endif
801 c896fe29 bellard
    
802 c896fe29 bellard
    /* jmp label2 */
803 c896fe29 bellard
    tcg_out8(s, 0xeb);
804 c896fe29 bellard
    label2_ptr = s->code_ptr;
805 c896fe29 bellard
    s->code_ptr++;
806 c896fe29 bellard
    
807 c896fe29 bellard
    /* label1: */
808 c896fe29 bellard
    *label1_ptr = s->code_ptr - label1_ptr - 1;
809 c896fe29 bellard
810 c896fe29 bellard
    /* add x(r1), r0 */
811 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x03, r0, r1, offsetof(CPUTLBEntry, addend) - 
812 c896fe29 bellard
                         offsetof(CPUTLBEntry, addr_write));
813 c896fe29 bellard
#else
814 c896fe29 bellard
    r0 = addr_reg;
815 c896fe29 bellard
#endif
816 c896fe29 bellard
817 c896fe29 bellard
#ifdef TARGET_WORDS_BIGENDIAN
818 c896fe29 bellard
    bswap = 1;
819 c896fe29 bellard
#else
820 c896fe29 bellard
    bswap = 0;
821 c896fe29 bellard
#endif
822 c896fe29 bellard
    switch(opc) {
823 c896fe29 bellard
    case 0:
824 c896fe29 bellard
        /* movb */
825 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0x88, data_reg, r0, GUEST_BASE);
826 c896fe29 bellard
        break;
827 c896fe29 bellard
    case 1:
828 c896fe29 bellard
        if (bswap) {
829 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
830 c896fe29 bellard
            tcg_out8(s, 0x66); /* rolw $8, %ecx */
831 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, r1);
832 c896fe29 bellard
            tcg_out8(s, 8);
833 c896fe29 bellard
            data_reg = r1;
834 c896fe29 bellard
        }
835 c896fe29 bellard
        /* movw */
836 c896fe29 bellard
        tcg_out8(s, 0x66);
837 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0x89, data_reg, r0, GUEST_BASE);
838 c896fe29 bellard
        break;
839 c896fe29 bellard
    case 2:
840 c896fe29 bellard
        if (bswap) {
841 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
842 c896fe29 bellard
            /* bswap data_reg */
843 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT);
844 c896fe29 bellard
            data_reg = r1;
845 c896fe29 bellard
        }
846 c896fe29 bellard
        /* movl */
847 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0x89, data_reg, r0, GUEST_BASE);
848 c896fe29 bellard
        break;
849 c896fe29 bellard
    case 3:
850 c896fe29 bellard
        if (bswap) {
851 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg2);
852 c896fe29 bellard
            /* bswap data_reg */
853 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT);
854 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0x89, r1, r0, GUEST_BASE);
855 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
856 c896fe29 bellard
            /* bswap data_reg */
857 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT);
858 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0x89, r1, r0, GUEST_BASE + 4);
859 c896fe29 bellard
        } else {
860 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0x89, data_reg, r0, GUEST_BASE);
861 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0x89, data_reg2, r0, GUEST_BASE + 4);
862 c896fe29 bellard
        }
863 c896fe29 bellard
        break;
864 c896fe29 bellard
    default:
865 c896fe29 bellard
        tcg_abort();
866 c896fe29 bellard
    }
867 c896fe29 bellard
868 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
869 c896fe29 bellard
    /* label2: */
870 c896fe29 bellard
    *label2_ptr = s->code_ptr - label2_ptr - 1;
871 c896fe29 bellard
#endif
872 c896fe29 bellard
}
873 c896fe29 bellard
874 c896fe29 bellard
static inline void tcg_out_op(TCGContext *s, int opc, 
875 c896fe29 bellard
                              const TCGArg *args, const int *const_args)
876 c896fe29 bellard
{
877 c896fe29 bellard
    int c;
878 c896fe29 bellard
    
879 c896fe29 bellard
    switch(opc) {
880 c896fe29 bellard
    case INDEX_op_exit_tb:
881 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_EAX, args[0]);
882 b03cce8e bellard
        tcg_out8(s, 0xe9); /* jmp tb_ret_addr */
883 b03cce8e bellard
        tcg_out32(s, tb_ret_addr - s->code_ptr - 4);
884 c896fe29 bellard
        break;
885 c896fe29 bellard
    case INDEX_op_goto_tb:
886 c896fe29 bellard
        if (s->tb_jmp_offset) {
887 c896fe29 bellard
            /* direct jump method */
888 c896fe29 bellard
            tcg_out8(s, 0xe9); /* jmp im */
889 c896fe29 bellard
            s->tb_jmp_offset[args[0]] = s->code_ptr - s->code_buf;
890 c896fe29 bellard
            tcg_out32(s, 0);
891 c896fe29 bellard
        } else {
892 c896fe29 bellard
            /* indirect jump method */
893 c896fe29 bellard
            /* jmp Ev */
894 c896fe29 bellard
            tcg_out_modrm_offset(s, 0xff, 4, -1, 
895 c896fe29 bellard
                                 (tcg_target_long)(s->tb_next + args[0]));
896 c896fe29 bellard
        }
897 c896fe29 bellard
        s->tb_next_offset[args[0]] = s->code_ptr - s->code_buf;
898 c896fe29 bellard
        break;
899 c896fe29 bellard
    case INDEX_op_call:
900 c896fe29 bellard
        if (const_args[0]) {
901 c896fe29 bellard
            tcg_out8(s, 0xe8);
902 c896fe29 bellard
            tcg_out32(s, args[0] - (tcg_target_long)s->code_ptr - 4);
903 c896fe29 bellard
        } else {
904 c896fe29 bellard
            tcg_out_modrm(s, 0xff, 2, args[0]);
905 c896fe29 bellard
        }
906 c896fe29 bellard
        break;
907 c896fe29 bellard
    case INDEX_op_jmp:
908 c896fe29 bellard
        if (const_args[0]) {
909 c896fe29 bellard
            tcg_out8(s, 0xe9);
910 c896fe29 bellard
            tcg_out32(s, args[0] - (tcg_target_long)s->code_ptr - 4);
911 c896fe29 bellard
        } else {
912 c896fe29 bellard
            tcg_out_modrm(s, 0xff, 4, args[0]);
913 c896fe29 bellard
        }
914 c896fe29 bellard
        break;
915 c896fe29 bellard
    case INDEX_op_br:
916 c896fe29 bellard
        tcg_out_jxx(s, JCC_JMP, args[0]);
917 c896fe29 bellard
        break;
918 c896fe29 bellard
    case INDEX_op_movi_i32:
919 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, args[0], args[1]);
920 c896fe29 bellard
        break;
921 c896fe29 bellard
    case INDEX_op_ld8u_i32:
922 c896fe29 bellard
        /* movzbl */
923 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb6 | P_EXT, args[0], args[1], args[2]);
924 c896fe29 bellard
        break;
925 c896fe29 bellard
    case INDEX_op_ld8s_i32:
926 c896fe29 bellard
        /* movsbl */
927 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbe | P_EXT, args[0], args[1], args[2]);
928 c896fe29 bellard
        break;
929 c896fe29 bellard
    case INDEX_op_ld16u_i32:
930 c896fe29 bellard
        /* movzwl */
931 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb7 | P_EXT, args[0], args[1], args[2]);
932 c896fe29 bellard
        break;
933 c896fe29 bellard
    case INDEX_op_ld16s_i32:
934 c896fe29 bellard
        /* movswl */
935 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbf | P_EXT, args[0], args[1], args[2]);
936 c896fe29 bellard
        break;
937 c896fe29 bellard
    case INDEX_op_ld_i32:
938 c896fe29 bellard
        /* movl */
939 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b, args[0], args[1], args[2]);
940 c896fe29 bellard
        break;
941 c896fe29 bellard
    case INDEX_op_st8_i32:
942 c896fe29 bellard
        /* movb */
943 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x88, args[0], args[1], args[2]);
944 c896fe29 bellard
        break;
945 c896fe29 bellard
    case INDEX_op_st16_i32:
946 c896fe29 bellard
        /* movw */
947 c896fe29 bellard
        tcg_out8(s, 0x66);
948 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, args[0], args[1], args[2]);
949 c896fe29 bellard
        break;
950 c896fe29 bellard
    case INDEX_op_st_i32:
951 c896fe29 bellard
        /* movl */
952 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, args[0], args[1], args[2]);
953 c896fe29 bellard
        break;
954 c896fe29 bellard
    case INDEX_op_sub_i32:
955 c896fe29 bellard
        c = ARITH_SUB;
956 c896fe29 bellard
        goto gen_arith;
957 c896fe29 bellard
    case INDEX_op_and_i32:
958 c896fe29 bellard
        c = ARITH_AND;
959 c896fe29 bellard
        goto gen_arith;
960 c896fe29 bellard
    case INDEX_op_or_i32:
961 c896fe29 bellard
        c = ARITH_OR;
962 c896fe29 bellard
        goto gen_arith;
963 c896fe29 bellard
    case INDEX_op_xor_i32:
964 c896fe29 bellard
        c = ARITH_XOR;
965 c896fe29 bellard
        goto gen_arith;
966 c896fe29 bellard
    case INDEX_op_add_i32:
967 c896fe29 bellard
        c = ARITH_ADD;
968 c896fe29 bellard
    gen_arith:
969 c896fe29 bellard
        if (const_args[2]) {
970 17cf428f Aurelien Jarno
            tgen_arithi(s, c, args[0], args[2], 0);
971 c896fe29 bellard
        } else {
972 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (c << 3), args[2], args[0]);
973 c896fe29 bellard
        }
974 c896fe29 bellard
        break;
975 c896fe29 bellard
    case INDEX_op_mul_i32:
976 c896fe29 bellard
        if (const_args[2]) {
977 c896fe29 bellard
            int32_t val;
978 c896fe29 bellard
            val = args[2];
979 c896fe29 bellard
            if (val == (int8_t)val) {
980 c896fe29 bellard
                tcg_out_modrm(s, 0x6b, args[0], args[0]);
981 c896fe29 bellard
                tcg_out8(s, val);
982 c896fe29 bellard
            } else {
983 c896fe29 bellard
                tcg_out_modrm(s, 0x69, args[0], args[0]);
984 c896fe29 bellard
                tcg_out32(s, val);
985 c896fe29 bellard
            }
986 c896fe29 bellard
        } else {
987 c896fe29 bellard
            tcg_out_modrm(s, 0xaf | P_EXT, args[0], args[2]);
988 c896fe29 bellard
        }
989 c896fe29 bellard
        break;
990 c896fe29 bellard
    case INDEX_op_mulu2_i32:
991 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 4, args[3]);
992 c896fe29 bellard
        break;
993 c896fe29 bellard
    case INDEX_op_div2_i32:
994 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 7, args[4]);
995 c896fe29 bellard
        break;
996 c896fe29 bellard
    case INDEX_op_divu2_i32:
997 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 6, args[4]);
998 c896fe29 bellard
        break;
999 c896fe29 bellard
    case INDEX_op_shl_i32:
1000 c896fe29 bellard
        c = SHIFT_SHL;
1001 c896fe29 bellard
    gen_shift32:
1002 c896fe29 bellard
        if (const_args[2]) {
1003 c896fe29 bellard
            if (args[2] == 1) {
1004 c896fe29 bellard
                tcg_out_modrm(s, 0xd1, c, args[0]);
1005 c896fe29 bellard
            } else {
1006 c896fe29 bellard
                tcg_out_modrm(s, 0xc1, c, args[0]);
1007 c896fe29 bellard
                tcg_out8(s, args[2]);
1008 c896fe29 bellard
            }
1009 c896fe29 bellard
        } else {
1010 c896fe29 bellard
            tcg_out_modrm(s, 0xd3, c, args[0]);
1011 c896fe29 bellard
        }
1012 c896fe29 bellard
        break;
1013 c896fe29 bellard
    case INDEX_op_shr_i32:
1014 c896fe29 bellard
        c = SHIFT_SHR;
1015 c896fe29 bellard
        goto gen_shift32;
1016 c896fe29 bellard
    case INDEX_op_sar_i32:
1017 c896fe29 bellard
        c = SHIFT_SAR;
1018 c896fe29 bellard
        goto gen_shift32;
1019 9619376c aurel32
    case INDEX_op_rotl_i32:
1020 9619376c aurel32
        c = SHIFT_ROL;
1021 9619376c aurel32
        goto gen_shift32;
1022 9619376c aurel32
    case INDEX_op_rotr_i32:
1023 9619376c aurel32
        c = SHIFT_ROR;
1024 9619376c aurel32
        goto gen_shift32;
1025 9619376c aurel32
1026 c896fe29 bellard
    case INDEX_op_add2_i32:
1027 c896fe29 bellard
        if (const_args[4]) 
1028 17cf428f Aurelien Jarno
            tgen_arithi(s, ARITH_ADD, args[0], args[4], 1);
1029 c896fe29 bellard
        else
1030 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_ADD << 3), args[4], args[0]);
1031 c896fe29 bellard
        if (const_args[5]) 
1032 17cf428f Aurelien Jarno
            tgen_arithi(s, ARITH_ADC, args[1], args[5], 1);
1033 c896fe29 bellard
        else
1034 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_ADC << 3), args[5], args[1]);
1035 c896fe29 bellard
        break;
1036 c896fe29 bellard
    case INDEX_op_sub2_i32:
1037 c896fe29 bellard
        if (const_args[4]) 
1038 17cf428f Aurelien Jarno
            tgen_arithi(s, ARITH_SUB, args[0], args[4], 1);
1039 c896fe29 bellard
        else
1040 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_SUB << 3), args[4], args[0]);
1041 c896fe29 bellard
        if (const_args[5]) 
1042 17cf428f Aurelien Jarno
            tgen_arithi(s, ARITH_SBB, args[1], args[5], 1);
1043 c896fe29 bellard
        else
1044 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_SBB << 3), args[5], args[1]);
1045 c896fe29 bellard
        break;
1046 c896fe29 bellard
    case INDEX_op_brcond_i32:
1047 c896fe29 bellard
        tcg_out_brcond(s, args[2], args[0], args[1], const_args[1], args[3]);
1048 c896fe29 bellard
        break;
1049 c896fe29 bellard
    case INDEX_op_brcond2_i32:
1050 c896fe29 bellard
        tcg_out_brcond2(s, args, const_args);
1051 c896fe29 bellard
        break;
1052 c896fe29 bellard
1053 5d40cd63 aurel32
    case INDEX_op_bswap16_i32:
1054 5d40cd63 aurel32
        tcg_out8(s, 0x66);
1055 5d40cd63 aurel32
        tcg_out_modrm(s, 0xc1, SHIFT_ROL, args[0]);
1056 5d40cd63 aurel32
        tcg_out8(s, 8);
1057 5d40cd63 aurel32
        break;
1058 66896cb8 aurel32
    case INDEX_op_bswap32_i32:
1059 9619376c aurel32
        tcg_out_opc(s, (0xc8 + args[0]) | P_EXT);
1060 9619376c aurel32
        break;
1061 9619376c aurel32
1062 9619376c aurel32
    case INDEX_op_neg_i32:
1063 9619376c aurel32
        tcg_out_modrm(s, 0xf7, 3, args[0]);
1064 9619376c aurel32
        break;
1065 9619376c aurel32
1066 9619376c aurel32
    case INDEX_op_not_i32:
1067 9619376c aurel32
        tcg_out_modrm(s, 0xf7, 2, args[0]);
1068 9619376c aurel32
        break;
1069 9619376c aurel32
1070 9619376c aurel32
    case INDEX_op_ext8s_i32:
1071 9619376c aurel32
        tcg_out_modrm(s, 0xbe | P_EXT, args[0], args[1]);
1072 9619376c aurel32
        break;
1073 9619376c aurel32
    case INDEX_op_ext16s_i32:
1074 9619376c aurel32
        tcg_out_modrm(s, 0xbf | P_EXT, args[0], args[1]);
1075 9619376c aurel32
        break;
1076 5f0ce17f Aurelien Jarno
    case INDEX_op_ext8u_i32:
1077 5f0ce17f Aurelien Jarno
        tcg_out_modrm(s, 0xb6 | P_EXT, args[0], args[1]);
1078 5f0ce17f Aurelien Jarno
        break;
1079 5f0ce17f Aurelien Jarno
    case INDEX_op_ext16u_i32:
1080 5f0ce17f Aurelien Jarno
        tcg_out_modrm(s, 0xb7 | P_EXT, args[0], args[1]);
1081 5f0ce17f Aurelien Jarno
        break;
1082 9619376c aurel32
1083 c896fe29 bellard
    case INDEX_op_qemu_ld8u:
1084 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 0);
1085 c896fe29 bellard
        break;
1086 c896fe29 bellard
    case INDEX_op_qemu_ld8s:
1087 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 0 | 4);
1088 c896fe29 bellard
        break;
1089 c896fe29 bellard
    case INDEX_op_qemu_ld16u:
1090 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 1);
1091 c896fe29 bellard
        break;
1092 c896fe29 bellard
    case INDEX_op_qemu_ld16s:
1093 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 1 | 4);
1094 c896fe29 bellard
        break;
1095 c896fe29 bellard
    case INDEX_op_qemu_ld32u:
1096 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 2);
1097 c896fe29 bellard
        break;
1098 c896fe29 bellard
    case INDEX_op_qemu_ld64:
1099 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 3);
1100 c896fe29 bellard
        break;
1101 c896fe29 bellard
        
1102 c896fe29 bellard
    case INDEX_op_qemu_st8:
1103 c896fe29 bellard
        tcg_out_qemu_st(s, args, 0);
1104 c896fe29 bellard
        break;
1105 c896fe29 bellard
    case INDEX_op_qemu_st16:
1106 c896fe29 bellard
        tcg_out_qemu_st(s, args, 1);
1107 c896fe29 bellard
        break;
1108 c896fe29 bellard
    case INDEX_op_qemu_st32:
1109 c896fe29 bellard
        tcg_out_qemu_st(s, args, 2);
1110 c896fe29 bellard
        break;
1111 c896fe29 bellard
    case INDEX_op_qemu_st64:
1112 c896fe29 bellard
        tcg_out_qemu_st(s, args, 3);
1113 c896fe29 bellard
        break;
1114 c896fe29 bellard
1115 c896fe29 bellard
    default:
1116 c896fe29 bellard
        tcg_abort();
1117 c896fe29 bellard
    }
1118 c896fe29 bellard
}
1119 c896fe29 bellard
1120 c896fe29 bellard
static const TCGTargetOpDef x86_op_defs[] = {
1121 c896fe29 bellard
    { INDEX_op_exit_tb, { } },
1122 c896fe29 bellard
    { INDEX_op_goto_tb, { } },
1123 c896fe29 bellard
    { INDEX_op_call, { "ri" } },
1124 c896fe29 bellard
    { INDEX_op_jmp, { "ri" } },
1125 c896fe29 bellard
    { INDEX_op_br, { } },
1126 c896fe29 bellard
    { INDEX_op_mov_i32, { "r", "r" } },
1127 c896fe29 bellard
    { INDEX_op_movi_i32, { "r" } },
1128 c896fe29 bellard
    { INDEX_op_ld8u_i32, { "r", "r" } },
1129 c896fe29 bellard
    { INDEX_op_ld8s_i32, { "r", "r" } },
1130 c896fe29 bellard
    { INDEX_op_ld16u_i32, { "r", "r" } },
1131 c896fe29 bellard
    { INDEX_op_ld16s_i32, { "r", "r" } },
1132 c896fe29 bellard
    { INDEX_op_ld_i32, { "r", "r" } },
1133 c896fe29 bellard
    { INDEX_op_st8_i32, { "q", "r" } },
1134 c896fe29 bellard
    { INDEX_op_st16_i32, { "r", "r" } },
1135 c896fe29 bellard
    { INDEX_op_st_i32, { "r", "r" } },
1136 c896fe29 bellard
1137 c896fe29 bellard
    { INDEX_op_add_i32, { "r", "0", "ri" } },
1138 c896fe29 bellard
    { INDEX_op_sub_i32, { "r", "0", "ri" } },
1139 c896fe29 bellard
    { INDEX_op_mul_i32, { "r", "0", "ri" } },
1140 c896fe29 bellard
    { INDEX_op_mulu2_i32, { "a", "d", "a", "r" } },
1141 c896fe29 bellard
    { INDEX_op_div2_i32, { "a", "d", "0", "1", "r" } },
1142 c896fe29 bellard
    { INDEX_op_divu2_i32, { "a", "d", "0", "1", "r" } },
1143 c896fe29 bellard
    { INDEX_op_and_i32, { "r", "0", "ri" } },
1144 c896fe29 bellard
    { INDEX_op_or_i32, { "r", "0", "ri" } },
1145 c896fe29 bellard
    { INDEX_op_xor_i32, { "r", "0", "ri" } },
1146 c896fe29 bellard
1147 c896fe29 bellard
    { INDEX_op_shl_i32, { "r", "0", "ci" } },
1148 c896fe29 bellard
    { INDEX_op_shr_i32, { "r", "0", "ci" } },
1149 c896fe29 bellard
    { INDEX_op_sar_i32, { "r", "0", "ci" } },
1150 9619376c aurel32
    { INDEX_op_sar_i32, { "r", "0", "ci" } },
1151 9619376c aurel32
    { INDEX_op_rotl_i32, { "r", "0", "ci" } },
1152 9619376c aurel32
    { INDEX_op_rotr_i32, { "r", "0", "ci" } },
1153 c896fe29 bellard
1154 c896fe29 bellard
    { INDEX_op_brcond_i32, { "r", "ri" } },
1155 c896fe29 bellard
1156 c896fe29 bellard
    { INDEX_op_add2_i32, { "r", "r", "0", "1", "ri", "ri" } },
1157 c896fe29 bellard
    { INDEX_op_sub2_i32, { "r", "r", "0", "1", "ri", "ri" } },
1158 c896fe29 bellard
    { INDEX_op_brcond2_i32, { "r", "r", "ri", "ri" } },
1159 c896fe29 bellard
1160 5d40cd63 aurel32
    { INDEX_op_bswap16_i32, { "r", "0" } },
1161 66896cb8 aurel32
    { INDEX_op_bswap32_i32, { "r", "0" } },
1162 9619376c aurel32
1163 9619376c aurel32
    { INDEX_op_neg_i32, { "r", "0" } },
1164 9619376c aurel32
1165 9619376c aurel32
    { INDEX_op_not_i32, { "r", "0" } },
1166 9619376c aurel32
1167 9619376c aurel32
    { INDEX_op_ext8s_i32, { "r", "q" } },
1168 9619376c aurel32
    { INDEX_op_ext16s_i32, { "r", "r" } },
1169 5f0ce17f Aurelien Jarno
    { INDEX_op_ext8u_i32, { "r", "q"} },
1170 5f0ce17f Aurelien Jarno
    { INDEX_op_ext16u_i32, { "r", "r"} },
1171 9619376c aurel32
1172 c896fe29 bellard
#if TARGET_LONG_BITS == 32
1173 c896fe29 bellard
    { INDEX_op_qemu_ld8u, { "r", "L" } },
1174 c896fe29 bellard
    { INDEX_op_qemu_ld8s, { "r", "L" } },
1175 c896fe29 bellard
    { INDEX_op_qemu_ld16u, { "r", "L" } },
1176 c896fe29 bellard
    { INDEX_op_qemu_ld16s, { "r", "L" } },
1177 c896fe29 bellard
    { INDEX_op_qemu_ld32u, { "r", "L" } },
1178 c896fe29 bellard
    { INDEX_op_qemu_ld64, { "r", "r", "L" } },
1179 c896fe29 bellard
1180 c896fe29 bellard
    { INDEX_op_qemu_st8, { "cb", "L" } },
1181 c896fe29 bellard
    { INDEX_op_qemu_st16, { "L", "L" } },
1182 c896fe29 bellard
    { INDEX_op_qemu_st32, { "L", "L" } },
1183 c896fe29 bellard
    { INDEX_op_qemu_st64, { "L", "L", "L" } },
1184 c896fe29 bellard
#else
1185 c896fe29 bellard
    { INDEX_op_qemu_ld8u, { "r", "L", "L" } },
1186 c896fe29 bellard
    { INDEX_op_qemu_ld8s, { "r", "L", "L" } },
1187 c896fe29 bellard
    { INDEX_op_qemu_ld16u, { "r", "L", "L" } },
1188 c896fe29 bellard
    { INDEX_op_qemu_ld16s, { "r", "L", "L" } },
1189 c896fe29 bellard
    { INDEX_op_qemu_ld32u, { "r", "L", "L" } },
1190 c896fe29 bellard
    { INDEX_op_qemu_ld64, { "r", "r", "L", "L" } },
1191 c896fe29 bellard
1192 c896fe29 bellard
    { INDEX_op_qemu_st8, { "cb", "L", "L" } },
1193 c896fe29 bellard
    { INDEX_op_qemu_st16, { "L", "L", "L" } },
1194 c896fe29 bellard
    { INDEX_op_qemu_st32, { "L", "L", "L" } },
1195 c896fe29 bellard
    { INDEX_op_qemu_st64, { "L", "L", "L", "L" } },
1196 c896fe29 bellard
#endif
1197 c896fe29 bellard
    { -1 },
1198 c896fe29 bellard
};
1199 c896fe29 bellard
1200 b03cce8e bellard
static int tcg_target_callee_save_regs[] = {
1201 b03cce8e bellard
    /*    TCG_REG_EBP, */ /* currently used for the global env, so no
1202 b03cce8e bellard
                             need to save */
1203 b03cce8e bellard
    TCG_REG_EBX,
1204 b03cce8e bellard
    TCG_REG_ESI,
1205 b03cce8e bellard
    TCG_REG_EDI,
1206 b03cce8e bellard
};
1207 b03cce8e bellard
1208 b03cce8e bellard
static inline void tcg_out_push(TCGContext *s, int reg)
1209 b03cce8e bellard
{
1210 b03cce8e bellard
    tcg_out_opc(s, 0x50 + reg);
1211 b03cce8e bellard
}
1212 b03cce8e bellard
1213 b03cce8e bellard
static inline void tcg_out_pop(TCGContext *s, int reg)
1214 b03cce8e bellard
{
1215 b03cce8e bellard
    tcg_out_opc(s, 0x58 + reg);
1216 b03cce8e bellard
}
1217 b03cce8e bellard
1218 b03cce8e bellard
/* Generate global QEMU prologue and epilogue code */
1219 b03cce8e bellard
void tcg_target_qemu_prologue(TCGContext *s)
1220 b03cce8e bellard
{
1221 b03cce8e bellard
    int i, frame_size, push_size, stack_addend;
1222 b03cce8e bellard
    
1223 b03cce8e bellard
    /* TB prologue */
1224 b03cce8e bellard
    /* save all callee saved registers */
1225 b03cce8e bellard
    for(i = 0; i < ARRAY_SIZE(tcg_target_callee_save_regs); i++) {
1226 b03cce8e bellard
        tcg_out_push(s, tcg_target_callee_save_regs[i]);
1227 b03cce8e bellard
    }
1228 b03cce8e bellard
    /* reserve some stack space */
1229 b03cce8e bellard
    push_size = 4 + ARRAY_SIZE(tcg_target_callee_save_regs) * 4;
1230 b03cce8e bellard
    frame_size = push_size + TCG_STATIC_CALL_ARGS_SIZE;
1231 b03cce8e bellard
    frame_size = (frame_size + TCG_TARGET_STACK_ALIGN - 1) & 
1232 b03cce8e bellard
        ~(TCG_TARGET_STACK_ALIGN - 1);
1233 b03cce8e bellard
    stack_addend = frame_size - push_size;
1234 b03cce8e bellard
    tcg_out_addi(s, TCG_REG_ESP, -stack_addend);
1235 b03cce8e bellard
1236 b03cce8e bellard
    tcg_out_modrm(s, 0xff, 4, TCG_REG_EAX); /* jmp *%eax */
1237 b03cce8e bellard
    
1238 b03cce8e bellard
    /* TB epilogue */
1239 b03cce8e bellard
    tb_ret_addr = s->code_ptr;
1240 b03cce8e bellard
    tcg_out_addi(s, TCG_REG_ESP, stack_addend);
1241 b03cce8e bellard
    for(i = ARRAY_SIZE(tcg_target_callee_save_regs) - 1; i >= 0; i--) {
1242 b03cce8e bellard
        tcg_out_pop(s, tcg_target_callee_save_regs[i]);
1243 b03cce8e bellard
    }
1244 b03cce8e bellard
    tcg_out8(s, 0xc3); /* ret */
1245 b03cce8e bellard
}
1246 b03cce8e bellard
1247 c896fe29 bellard
void tcg_target_init(TCGContext *s)
1248 c896fe29 bellard
{
1249 c896fe29 bellard
    /* fail safe */
1250 c896fe29 bellard
    if ((1 << CPU_TLB_ENTRY_BITS) != sizeof(CPUTLBEntry))
1251 c896fe29 bellard
        tcg_abort();
1252 c896fe29 bellard
1253 c896fe29 bellard
    tcg_regset_set32(tcg_target_available_regs[TCG_TYPE_I32], 0, 0xff);
1254 c896fe29 bellard
    tcg_regset_set32(tcg_target_call_clobber_regs, 0,
1255 c896fe29 bellard
                     (1 << TCG_REG_EAX) | 
1256 c896fe29 bellard
                     (1 << TCG_REG_EDX) | 
1257 c896fe29 bellard
                     (1 << TCG_REG_ECX));
1258 c896fe29 bellard
    
1259 c896fe29 bellard
    tcg_regset_clear(s->reserved_regs);
1260 c896fe29 bellard
    tcg_regset_set_reg(s->reserved_regs, TCG_REG_ESP);
1261 c896fe29 bellard
1262 c896fe29 bellard
    tcg_add_target_add_op_defs(x86_op_defs);
1263 c896fe29 bellard
}