Statistics
| Branch: | Revision:

root / trace-events @ 2a2af967

History | View | Annotate | Download (40.4 kB)

1 94a420b1 Stefan Hajnoczi
# Trace events for debugging and performance instrumentation
2 94a420b1 Stefan Hajnoczi
#
3 94a420b1 Stefan Hajnoczi
# This file is processed by the tracetool script during the build.
4 94a420b1 Stefan Hajnoczi
#
5 94a420b1 Stefan Hajnoczi
# To add a new trace event:
6 94a420b1 Stefan Hajnoczi
#
7 94a420b1 Stefan Hajnoczi
# 1. Choose a name for the trace event.  Declare its arguments and format
8 94a420b1 Stefan Hajnoczi
#    string.
9 94a420b1 Stefan Hajnoczi
#
10 94a420b1 Stefan Hajnoczi
# 2. Call the trace event from code using trace_##name, e.g. multiwrite_cb() ->
11 94a420b1 Stefan Hajnoczi
#    trace_multiwrite_cb().  The source file must #include "trace.h".
12 94a420b1 Stefan Hajnoczi
#
13 94a420b1 Stefan Hajnoczi
# Format of a trace event:
14 94a420b1 Stefan Hajnoczi
#
15 1e2cf2bc Stefan Hajnoczi
# [disable] <name>(<type1> <arg1>[, <type2> <arg2>] ...) "<format-string>"
16 94a420b1 Stefan Hajnoczi
#
17 a74cd8cc Frediano Ziglio
# Example: g_malloc(size_t size) "size %zu"
18 94a420b1 Stefan Hajnoczi
#
19 1e2cf2bc Stefan Hajnoczi
# The "disable" keyword will build without the trace event.
20 1e2cf2bc Stefan Hajnoczi
#
21 94a420b1 Stefan Hajnoczi
# The <name> must be a valid as a C function name.
22 94a420b1 Stefan Hajnoczi
#
23 94a420b1 Stefan Hajnoczi
# Types should be standard C types.  Use void * for pointers because the trace
24 94a420b1 Stefan Hajnoczi
# system may not have the necessary headers included.
25 94a420b1 Stefan Hajnoczi
#
26 94a420b1 Stefan Hajnoczi
# The <format-string> should be a sprintf()-compatible format string.
27 cd245a19 Stefan Hajnoczi
28 cd245a19 Stefan Hajnoczi
# qemu-malloc.c
29 a74cd8cc Frediano Ziglio
g_malloc(size_t size, void *ptr) "size %zu ptr %p"
30 a74cd8cc Frediano Ziglio
g_realloc(void *ptr, size_t size, void *newptr) "ptr %p size %zu newptr %p"
31 a74cd8cc Frediano Ziglio
g_free(void *ptr) "ptr %p"
32 cd245a19 Stefan Hajnoczi
33 cd245a19 Stefan Hajnoczi
# osdep.c
34 47f08d7a Lluís
qemu_memalign(size_t alignment, size_t size, void *ptr) "alignment %zu size %zu ptr %p"
35 47f08d7a Lluís
qemu_vmalloc(size_t size, void *ptr) "size %zu ptr %p"
36 47f08d7a Lluís
qemu_vfree(void *ptr) "ptr %p"
37 6d519a5f Stefan Hajnoczi
38 64979a4d Stefan Hajnoczi
# hw/virtio.c
39 47f08d7a Lluís
virtqueue_fill(void *vq, const void *elem, unsigned int len, unsigned int idx) "vq %p elem %p len %u idx %u"
40 47f08d7a Lluís
virtqueue_flush(void *vq, unsigned int count) "vq %p count %u"
41 47f08d7a Lluís
virtqueue_pop(void *vq, void *elem, unsigned int in_num, unsigned int out_num) "vq %p elem %p in_num %u out_num %u"
42 47f08d7a Lluís
virtio_queue_notify(void *vdev, int n, void *vq) "vdev %p n %d vq %p"
43 47f08d7a Lluís
virtio_irq(void *vq) "vq %p"
44 47f08d7a Lluís
virtio_notify(void *vdev, void *vq) "vdev %p vq %p"
45 4e1837f8 Stefan Hajnoczi
virtio_set_status(void *vdev, uint8_t val) "vdev %p val %u"
46 64979a4d Stefan Hajnoczi
47 49e3fdd7 Amit Shah
# hw/virtio-serial-bus.c
48 47f08d7a Lluís
virtio_serial_send_control_event(unsigned int port, uint16_t event, uint16_t value) "port %u, event %u, value %u"
49 47f08d7a Lluís
virtio_serial_throttle_port(unsigned int port, bool throttle) "port %u, throttle %d"
50 47f08d7a Lluís
virtio_serial_handle_control_message(uint16_t event, uint16_t value) "event %u, value %u"
51 47f08d7a Lluís
virtio_serial_handle_control_message_port(unsigned int port) "port %u"
52 49e3fdd7 Amit Shah
53 d02e4fa4 Amit Shah
# hw/virtio-console.c
54 47f08d7a Lluís
virtio_console_flush_buf(unsigned int port, size_t len, ssize_t ret) "port %u, in_len %zu, out_len %zd"
55 47f08d7a Lluís
virtio_console_chr_read(unsigned int port, int size) "port %u, size %d"
56 47f08d7a Lluís
virtio_console_chr_event(unsigned int port, int event) "port %u, event %d"
57 d02e4fa4 Amit Shah
58 6d519a5f Stefan Hajnoczi
# block.c
59 28dcee10 Stefan Hajnoczi
bdrv_open_common(void *bs, const char *filename, int flags, const char *format_name) "bs %p filename \"%s\" flags %#x format_name \"%s\""
60 47f08d7a Lluís
multiwrite_cb(void *mcb, int ret) "mcb %p ret %d"
61 47f08d7a Lluís
bdrv_aio_multiwrite(void *mcb, int num_callbacks, int num_reqs) "mcb %p num_callbacks %d num_reqs %d"
62 4265d620 Paolo Bonzini
bdrv_aio_discard(void *bs, int64_t sector_num, int nb_sectors, void *opaque) "bs %p sector_num %"PRId64" nb_sectors %d opaque %p"
63 47f08d7a Lluís
bdrv_aio_flush(void *bs, void *opaque) "bs %p opaque %p"
64 47f08d7a Lluís
bdrv_aio_readv(void *bs, int64_t sector_num, int nb_sectors, void *opaque) "bs %p sector_num %"PRId64" nb_sectors %d opaque %p"
65 47f08d7a Lluís
bdrv_aio_writev(void *bs, int64_t sector_num, int nb_sectors, void *opaque) "bs %p sector_num %"PRId64" nb_sectors %d opaque %p"
66 025e849a Markus Armbruster
bdrv_lock_medium(void *bs, bool locked) "bs %p locked %d"
67 47f08d7a Lluís
bdrv_co_readv(void *bs, int64_t sector_num, int nb_sector) "bs %p sector_num %"PRId64" nb_sectors %d"
68 470c0504 Stefan Hajnoczi
bdrv_co_copy_on_readv(void *bs, int64_t sector_num, int nb_sector) "bs %p sector_num %"PRId64" nb_sectors %d"
69 47f08d7a Lluís
bdrv_co_writev(void *bs, int64_t sector_num, int nb_sector) "bs %p sector_num %"PRId64" nb_sectors %d"
70 f08f2dda Stefan Hajnoczi
bdrv_co_write_zeroes(void *bs, int64_t sector_num, int nb_sector) "bs %p sector_num %"PRId64" nb_sectors %d"
71 59370aaa Stefan Hajnoczi
bdrv_co_io_em(void *bs, int64_t sector_num, int nb_sectors, int is_write, void *acb) "bs %p sector_num %"PRId64" nb_sectors %d is_write %d acb %p"
72 470c0504 Stefan Hajnoczi
bdrv_co_do_copy_on_readv(void *bs, int64_t sector_num, int nb_sectors, int64_t cluster_sector_num, int cluster_nb_sectors) "bs %p sector_num %"PRId64" nb_sectors %d cluster_sector_num %"PRId64" cluster_nb_sectors %d"
73 6d519a5f Stefan Hajnoczi
74 4f1043b4 Stefan Hajnoczi
# block/stream.c
75 4f1043b4 Stefan Hajnoczi
stream_one_iteration(void *s, int64_t sector_num, int nb_sectors, int is_allocated) "s %p sector_num %"PRId64" nb_sectors %d is_allocated %d"
76 4f1043b4 Stefan Hajnoczi
stream_start(void *bs, void *base, void *s, void *co, void *opaque) "bs %p base %p s %p co %p opaque %p"
77 4f1043b4 Stefan Hajnoczi
78 12bd451f Stefan Hajnoczi
# blockdev.c
79 370521a1 Stefan Hajnoczi
qmp_block_job_cancel(void *job) "job %p"
80 12bd451f Stefan Hajnoczi
block_stream_cb(void *bs, void *job, int ret) "bs %p job %p ret %d"
81 12bd451f Stefan Hajnoczi
qmp_block_stream(void *bs, void *job) "bs %p job %p"
82 12bd451f Stefan Hajnoczi
83 6d519a5f Stefan Hajnoczi
# hw/virtio-blk.c
84 47f08d7a Lluís
virtio_blk_req_complete(void *req, int status) "req %p status %d"
85 47f08d7a Lluís
virtio_blk_rw_complete(void *req, int ret) "req %p ret %d"
86 47f08d7a Lluís
virtio_blk_handle_write(void *req, uint64_t sector, size_t nsectors) "req %p sector %"PRIu64" nsectors %zu"
87 81b6b9fa Stefan Hajnoczi
virtio_blk_handle_read(void *req, uint64_t sector, size_t nsectors) "req %p sector %"PRIu64" nsectors %zu"
88 6d519a5f Stefan Hajnoczi
89 6d519a5f Stefan Hajnoczi
# posix-aio-compat.c
90 47f08d7a Lluís
paio_submit(void *acb, void *opaque, int64_t sector_num, int nb_sectors, int type) "acb %p opaque %p sector_num %"PRId64" nb_sectors %d type %d"
91 47f08d7a Lluís
paio_complete(void *acb, void *opaque, int ret) "acb %p opaque %p ret %d"
92 47f08d7a Lluís
paio_cancel(void *acb, void *opaque) "acb %p opaque %p"
93 bd3c9aa5 Prerna Saxena
94 bd3c9aa5 Prerna Saxena
# ioport.c
95 47f08d7a Lluís
cpu_in(unsigned int addr, unsigned int val) "addr %#x value %u"
96 47f08d7a Lluís
cpu_out(unsigned int addr, unsigned int val) "addr %#x value %u"
97 62dd89de Prerna Saxena
98 62dd89de Prerna Saxena
# balloon.c
99 62dd89de Prerna Saxena
# Since requests are raised via monitor, not many tracepoints are needed.
100 47f08d7a Lluís
balloon_event(void *opaque, unsigned long addr) "opaque %p addr %lu"
101 d8023f31 Blue Swirl
102 d8023f31 Blue Swirl
# hw/apic.c
103 47f08d7a Lluís
apic_local_deliver(int vector, uint32_t lvt) "vector %d delivery mode %d"
104 47f08d7a Lluís
apic_deliver_irq(uint8_t dest, uint8_t dest_mode, uint8_t delivery_mode, uint8_t vector_num, uint8_t trigger_mode) "dest %d dest_mode %d delivery_mode %d vector %d trigger_mode %d"
105 689d7e2f Stefan Hajnoczi
cpu_set_apic_base(uint64_t val) "%016"PRIx64
106 689d7e2f Stefan Hajnoczi
cpu_get_apic_base(uint64_t val) "%016"PRIx64
107 47f08d7a Lluís
apic_mem_readl(uint64_t addr, uint32_t val)  "%"PRIx64" = %08x"
108 47f08d7a Lluís
apic_mem_writel(uint64_t addr, uint32_t val) "%"PRIx64" = %08x"
109 d8023f31 Blue Swirl
# coalescing
110 343270ea Jan Kiszka
apic_report_irq_delivered(int apic_irq_delivered) "coalescing %d"
111 47f08d7a Lluís
apic_reset_irq_delivered(int apic_irq_delivered) "old coalescing %d"
112 47f08d7a Lluís
apic_get_irq_delivered(int apic_irq_delivered) "returning coalescing %d"
113 97bf4851 Blue Swirl
114 97bf4851 Blue Swirl
# hw/cs4231.c
115 47f08d7a Lluís
cs4231_mem_readl_dreg(uint32_t reg, uint32_t ret) "read dreg %d: 0x%02x"
116 47f08d7a Lluís
cs4231_mem_readl_reg(uint32_t reg, uint32_t ret) "read reg %d: 0x%08x"
117 47f08d7a Lluís
cs4231_mem_writel_reg(uint32_t reg, uint32_t old, uint32_t val) "write reg %d: 0x%08x -> 0x%08x"
118 47f08d7a Lluís
cs4231_mem_writel_dreg(uint32_t reg, uint32_t old, uint32_t val) "write dreg %d: 0x%02x -> 0x%02x"
119 97bf4851 Blue Swirl
120 d43ed9ec Hervé Poussineau
# hw/ds1225y.c
121 47f08d7a Lluís
nvram_read(uint32_t addr, uint32_t ret) "read addr %d: 0x%02x"
122 47f08d7a Lluís
nvram_write(uint32_t addr, uint32_t old, uint32_t val) "write addr %d: 0x%02x -> 0x%02x"
123 d43ed9ec Hervé Poussineau
124 97bf4851 Blue Swirl
# hw/eccmemctl.c
125 47f08d7a Lluís
ecc_mem_writel_mer(uint32_t val) "Write memory enable %08x"
126 47f08d7a Lluís
ecc_mem_writel_mdr(uint32_t val) "Write memory delay %08x"
127 47f08d7a Lluís
ecc_mem_writel_mfsr(uint32_t val) "Write memory fault status %08x"
128 47f08d7a Lluís
ecc_mem_writel_vcr(uint32_t val) "Write slot configuration %08x"
129 47f08d7a Lluís
ecc_mem_writel_dr(uint32_t val) "Write diagnostic %08x"
130 47f08d7a Lluís
ecc_mem_writel_ecr0(uint32_t val) "Write event count 1 %08x"
131 47f08d7a Lluís
ecc_mem_writel_ecr1(uint32_t val) "Write event count 2 %08x"
132 47f08d7a Lluís
ecc_mem_readl_mer(uint32_t ret) "Read memory enable %08x"
133 47f08d7a Lluís
ecc_mem_readl_mdr(uint32_t ret) "Read memory delay %08x"
134 47f08d7a Lluís
ecc_mem_readl_mfsr(uint32_t ret) "Read memory fault status %08x"
135 47f08d7a Lluís
ecc_mem_readl_vcr(uint32_t ret) "Read slot configuration %08x"
136 47f08d7a Lluís
ecc_mem_readl_mfar0(uint32_t ret) "Read memory fault address 0 %08x"
137 47f08d7a Lluís
ecc_mem_readl_mfar1(uint32_t ret) "Read memory fault address 1 %08x"
138 47f08d7a Lluís
ecc_mem_readl_dr(uint32_t ret) "Read diagnostic %08x"
139 47f08d7a Lluís
ecc_mem_readl_ecr0(uint32_t ret) "Read event count 1 %08x"
140 47f08d7a Lluís
ecc_mem_readl_ecr1(uint32_t ret) "Read event count 2 %08x"
141 47f08d7a Lluís
ecc_diag_mem_writeb(uint64_t addr, uint32_t val) "Write diagnostic %"PRId64" = %02x"
142 47f08d7a Lluís
ecc_diag_mem_readb(uint64_t addr, uint32_t ret) "Read diagnostic %"PRId64"= %02x"
143 97bf4851 Blue Swirl
144 97bf4851 Blue Swirl
# hw/lance.c
145 47f08d7a Lluís
lance_mem_readw(uint64_t addr, uint32_t ret) "addr=%"PRIx64"val=0x%04x"
146 47f08d7a Lluís
lance_mem_writew(uint64_t addr, uint32_t val) "addr=%"PRIx64"val=0x%04x"
147 97bf4851 Blue Swirl
148 97bf4851 Blue Swirl
# hw/slavio_intctl.c
149 47f08d7a Lluís
slavio_intctl_mem_readl(uint32_t cpu, uint64_t addr, uint32_t ret) "read cpu %d reg 0x%"PRIx64" = %x"
150 47f08d7a Lluís
slavio_intctl_mem_writel(uint32_t cpu, uint64_t addr, uint32_t val) "write cpu %d reg 0x%"PRIx64" = %x"
151 47f08d7a Lluís
slavio_intctl_mem_writel_clear(uint32_t cpu, uint32_t val, uint32_t intreg_pending) "Cleared cpu %d irq mask %x, curmask %x"
152 47f08d7a Lluís
slavio_intctl_mem_writel_set(uint32_t cpu, uint32_t val, uint32_t intreg_pending) "Set cpu %d irq mask %x, curmask %x"
153 47f08d7a Lluís
slavio_intctlm_mem_readl(uint64_t addr, uint32_t ret) "read system reg 0x%"PRIx64" = %x"
154 47f08d7a Lluís
slavio_intctlm_mem_writel(uint64_t addr, uint32_t val) "write system reg 0x%"PRIx64" = %x"
155 47f08d7a Lluís
slavio_intctlm_mem_writel_enable(uint32_t val, uint32_t intregm_disabled) "Enabled master irq mask %x, curmask %x"
156 47f08d7a Lluís
slavio_intctlm_mem_writel_disable(uint32_t val, uint32_t intregm_disabled) "Disabled master irq mask %x, curmask %x"
157 47f08d7a Lluís
slavio_intctlm_mem_writel_target(uint32_t cpu) "Set master irq cpu %d"
158 47f08d7a Lluís
slavio_check_interrupts(uint32_t pending, uint32_t intregm_disabled) "pending %x disabled %x"
159 47f08d7a Lluís
slavio_set_irq(uint32_t target_cpu, int irq, uint32_t pil, int level) "Set cpu %d irq %d -> pil %d level %d"
160 47f08d7a Lluís
slavio_set_timer_irq_cpu(int cpu, int level) "Set cpu %d local timer level %d"
161 97bf4851 Blue Swirl
162 97bf4851 Blue Swirl
# hw/slavio_misc.c
163 47f08d7a Lluís
slavio_misc_update_irq_raise(void) "Raise IRQ"
164 47f08d7a Lluís
slavio_misc_update_irq_lower(void) "Lower IRQ"
165 47f08d7a Lluís
slavio_set_power_fail(int power_failing, uint8_t config) "Power fail: %d, config: %d"
166 47f08d7a Lluís
slavio_cfg_mem_writeb(uint32_t val) "Write config %02x"
167 47f08d7a Lluís
slavio_cfg_mem_readb(uint32_t ret) "Read config %02x"
168 47f08d7a Lluís
slavio_diag_mem_writeb(uint32_t val) "Write diag %02x"
169 47f08d7a Lluís
slavio_diag_mem_readb(uint32_t ret) "Read diag %02x"
170 47f08d7a Lluís
slavio_mdm_mem_writeb(uint32_t val) "Write modem control %02x"
171 47f08d7a Lluís
slavio_mdm_mem_readb(uint32_t ret) "Read modem control %02x"
172 47f08d7a Lluís
slavio_aux1_mem_writeb(uint32_t val) "Write aux1 %02x"
173 47f08d7a Lluís
slavio_aux1_mem_readb(uint32_t ret) "Read aux1 %02x"
174 47f08d7a Lluís
slavio_aux2_mem_writeb(uint32_t val) "Write aux2 %02x"
175 47f08d7a Lluís
slavio_aux2_mem_readb(uint32_t ret) "Read aux2 %02x"
176 47f08d7a Lluís
apc_mem_writeb(uint32_t val) "Write power management %02x"
177 47f08d7a Lluís
apc_mem_readb(uint32_t ret) "Read power management %02x"
178 47f08d7a Lluís
slavio_sysctrl_mem_writel(uint32_t val) "Write system control %08x"
179 47f08d7a Lluís
slavio_sysctrl_mem_readl(uint32_t ret) "Read system control %08x"
180 47f08d7a Lluís
slavio_led_mem_writew(uint32_t val) "Write diagnostic LED %04x"
181 47f08d7a Lluís
slavio_led_mem_readw(uint32_t ret) "Read diagnostic LED %04x"
182 97bf4851 Blue Swirl
183 97bf4851 Blue Swirl
# hw/slavio_timer.c
184 47f08d7a Lluís
slavio_timer_get_out(uint64_t limit, uint32_t counthigh, uint32_t count) "limit %"PRIx64" count %x%08x"
185 47f08d7a Lluís
slavio_timer_irq(uint32_t counthigh, uint32_t count) "callback: count %x%08x"
186 689d7e2f Stefan Hajnoczi
slavio_timer_mem_readl_invalid(uint64_t addr) "invalid read address %"PRIx64
187 47f08d7a Lluís
slavio_timer_mem_readl(uint64_t addr, uint32_t ret) "read %"PRIx64" = %08x"
188 47f08d7a Lluís
slavio_timer_mem_writel(uint64_t addr, uint32_t val) "write %"PRIx64" = %08x"
189 689d7e2f Stefan Hajnoczi
slavio_timer_mem_writel_limit(unsigned int timer_index, uint64_t count) "processor %d user timer set to %016"PRIx64
190 47f08d7a Lluís
slavio_timer_mem_writel_counter_invalid(void) "not user timer"
191 47f08d7a Lluís
slavio_timer_mem_writel_status_start(unsigned int timer_index) "processor %d user timer started"
192 47f08d7a Lluís
slavio_timer_mem_writel_status_stop(unsigned int timer_index) "processor %d user timer stopped"
193 47f08d7a Lluís
slavio_timer_mem_writel_mode_user(unsigned int timer_index) "processor %d changed from counter to user timer"
194 47f08d7a Lluís
slavio_timer_mem_writel_mode_counter(unsigned int timer_index) "processor %d changed from user timer to counter"
195 47f08d7a Lluís
slavio_timer_mem_writel_mode_invalid(void) "not system timer"
196 689d7e2f Stefan Hajnoczi
slavio_timer_mem_writel_invalid(uint64_t addr) "invalid write address %"PRIx64
197 97bf4851 Blue Swirl
198 97bf4851 Blue Swirl
# hw/sparc32_dma.c
199 689d7e2f Stefan Hajnoczi
ledma_memory_read(uint64_t addr) "DMA read addr 0x%"PRIx64
200 689d7e2f Stefan Hajnoczi
ledma_memory_write(uint64_t addr) "DMA write addr 0x%"PRIx64
201 47f08d7a Lluís
sparc32_dma_set_irq_raise(void) "Raise IRQ"
202 47f08d7a Lluís
sparc32_dma_set_irq_lower(void) "Lower IRQ"
203 47f08d7a Lluís
espdma_memory_read(uint32_t addr) "DMA read addr 0x%08x"
204 47f08d7a Lluís
espdma_memory_write(uint32_t addr) "DMA write addr 0x%08x"
205 47f08d7a Lluís
sparc32_dma_mem_readl(uint64_t addr, uint32_t ret) "read dmareg %"PRIx64": 0x%08x"
206 47f08d7a Lluís
sparc32_dma_mem_writel(uint64_t addr, uint32_t old, uint32_t val) "write dmareg %"PRIx64": 0x%08x -> 0x%08x"
207 47f08d7a Lluís
sparc32_dma_enable_raise(void) "Raise DMA enable"
208 47f08d7a Lluís
sparc32_dma_enable_lower(void) "Lower DMA enable"
209 97bf4851 Blue Swirl
210 97bf4851 Blue Swirl
# hw/sun4m.c
211 47f08d7a Lluís
sun4m_cpu_interrupt(unsigned int level) "Set CPU IRQ %d"
212 47f08d7a Lluís
sun4m_cpu_reset_interrupt(unsigned int level) "Reset CPU IRQ %d"
213 47f08d7a Lluís
sun4m_cpu_set_irq_raise(int level) "Raise CPU IRQ %d"
214 47f08d7a Lluís
sun4m_cpu_set_irq_lower(int level) "Lower CPU IRQ %d"
215 97bf4851 Blue Swirl
216 97bf4851 Blue Swirl
# hw/sun4m_iommu.c
217 47f08d7a Lluís
sun4m_iommu_mem_readl(uint64_t addr, uint32_t ret) "read reg[%"PRIx64"] = %x"
218 47f08d7a Lluís
sun4m_iommu_mem_writel(uint64_t addr, uint32_t val) "write reg[%"PRIx64"] = %x"
219 689d7e2f Stefan Hajnoczi
sun4m_iommu_mem_writel_ctrl(uint64_t iostart) "iostart = %"PRIx64
220 47f08d7a Lluís
sun4m_iommu_mem_writel_tlbflush(uint32_t val) "tlb flush %x"
221 47f08d7a Lluís
sun4m_iommu_mem_writel_pgflush(uint32_t val) "page flush %x"
222 47f08d7a Lluís
sun4m_iommu_page_get_flags(uint64_t pa, uint64_t iopte, uint32_t ret) "get flags addr %"PRIx64" => pte %"PRIx64", *pte = %x"
223 47f08d7a Lluís
sun4m_iommu_translate_pa(uint64_t addr, uint64_t pa, uint32_t iopte) "xlate dva %"PRIx64" => pa %"PRIx64" iopte = %x"
224 689d7e2f Stefan Hajnoczi
sun4m_iommu_bad_addr(uint64_t addr) "bad addr %"PRIx64
225 94b0b5ff Stefan Hajnoczi
226 891fb2cd Gerd Hoffmann
# hw/usb-bus.c
227 891fb2cd Gerd Hoffmann
usb_port_claim(int bus, const char *port) "bus %d, port %s"
228 891fb2cd Gerd Hoffmann
usb_port_attach(int bus, const char *port) "bus %d, port %s"
229 891fb2cd Gerd Hoffmann
usb_port_detach(int bus, const char *port) "bus %d, port %s"
230 891fb2cd Gerd Hoffmann
usb_port_release(int bus, const char *port) "bus %d, port %s"
231 891fb2cd Gerd Hoffmann
232 439a97cc Gerd Hoffmann
# hw/usb-ehci.c
233 47f08d7a Lluís
usb_ehci_reset(void) "=== RESET ==="
234 47f08d7a Lluís
usb_ehci_mmio_readl(uint32_t addr, const char *str, uint32_t val) "rd mmio %04x [%s] = %x"
235 47f08d7a Lluís
usb_ehci_mmio_writel(uint32_t addr, const char *str, uint32_t val) "wr mmio %04x [%s] = %x"
236 47f08d7a Lluís
usb_ehci_mmio_change(uint32_t addr, const char *str, uint32_t new, uint32_t old) "ch mmio %04x [%s] = %x (old: %x)"
237 47f08d7a Lluís
usb_ehci_usbsts(const char *sts, int state) "usbsts %s %d"
238 47f08d7a Lluís
usb_ehci_state(const char *schedule, const char *state) "%s schedule %s"
239 47f08d7a Lluís
usb_ehci_qh_ptrs(void *q, uint32_t addr, uint32_t nxt, uint32_t c_qtd, uint32_t n_qtd, uint32_t a_qtd) "q %p - QH @ %08x: next %08x qtds %08x,%08x,%08x"
240 47f08d7a Lluís
usb_ehci_qh_fields(uint32_t addr, int rl, int mplen, int eps, int ep, int devaddr) "QH @ %08x - rl %d, mplen %d, eps %d, ep %d, dev %d"
241 47f08d7a Lluís
usb_ehci_qh_bits(uint32_t addr, int c, int h, int dtc, int i) "QH @ %08x - c %d, h %d, dtc %d, i %d"
242 47f08d7a Lluís
usb_ehci_qtd_ptrs(void *q, uint32_t addr, uint32_t nxt, uint32_t altnext) "q %p - QTD @ %08x: next %08x altnext %08x"
243 47f08d7a Lluís
usb_ehci_qtd_fields(uint32_t addr, int tbytes, int cpage, int cerr, int pid) "QTD @ %08x - tbytes %d, cpage %d, cerr %d, pid %d"
244 47f08d7a Lluís
usb_ehci_qtd_bits(uint32_t addr, int ioc, int active, int halt, int babble, int xacterr) "QTD @ %08x - ioc %d, active %d, halt %d, babble %d, xacterr %d"
245 47f08d7a Lluís
usb_ehci_itd(uint32_t addr, uint32_t nxt, uint32_t mplen, uint32_t mult, uint32_t ep, uint32_t devaddr) "ITD @ %08x: next %08x - mplen %d, mult %d, ep %d, dev %d"
246 2fe80192 Gerd Hoffmann
usb_ehci_sitd(uint32_t addr, uint32_t nxt, uint32_t active) "ITD @ %08x: next %08x - active %d"
247 47f08d7a Lluís
usb_ehci_port_attach(uint32_t port, const char *device) "attach port #%d - %s"
248 47f08d7a Lluís
usb_ehci_port_detach(uint32_t port) "detach port #%d"
249 47f08d7a Lluís
usb_ehci_port_reset(uint32_t port, int enable) "reset port #%d - %d"
250 47f08d7a Lluís
usb_ehci_data(int rw, uint32_t cpage, uint32_t offset, uint32_t addr, uint32_t len, uint32_t bufpos) "write %d, cpage %d, offset 0x%03x, addr 0x%08x, len %d, bufpos %d"
251 47f08d7a Lluís
usb_ehci_queue_action(void *q, const char *action) "q %p: %s"
252 439a97cc Gerd Hoffmann
253 37fb59d3 Gerd Hoffmann
# hw/usb-desc.c
254 47f08d7a Lluís
usb_desc_device(int addr, int len, int ret) "dev %d query device, len %d, ret %d"
255 47f08d7a Lluís
usb_desc_device_qualifier(int addr, int len, int ret) "dev %d query device qualifier, len %d, ret %d"
256 47f08d7a Lluís
usb_desc_config(int addr, int index, int len, int ret) "dev %d query config %d, len %d, ret %d"
257 47f08d7a Lluís
usb_desc_other_speed_config(int addr, int index, int len, int ret) "dev %d query config %d, len %d, ret %d"
258 47f08d7a Lluís
usb_desc_string(int addr, int index, int len, int ret) "dev %d query string %d, len %d, ret %d"
259 47f08d7a Lluís
usb_set_addr(int addr) "dev %d"
260 47f08d7a Lluís
usb_set_config(int addr, int config, int ret) "dev %d, config %d, ret %d"
261 1de14d43 Gerd Hoffmann
usb_set_interface(int addr, int iface, int alt, int ret) "dev %d, interface %d, altsetting %d, ret %d"
262 47f08d7a Lluís
usb_clear_device_feature(int addr, int feature, int ret) "dev %d, feature %d, ret %d"
263 47f08d7a Lluís
usb_set_device_feature(int addr, int feature, int ret) "dev %d, feature %d, ret %d"
264 37fb59d3 Gerd Hoffmann
265 e6a2f500 Gerd Hoffmann
# usb-linux.c
266 e6a2f500 Gerd Hoffmann
usb_host_open_started(int bus, int addr) "dev %d:%d"
267 e6a2f500 Gerd Hoffmann
usb_host_open_success(int bus, int addr) "dev %d:%d"
268 e6a2f500 Gerd Hoffmann
usb_host_open_failure(int bus, int addr) "dev %d:%d"
269 e6a2f500 Gerd Hoffmann
usb_host_disconnect(int bus, int addr) "dev %d:%d"
270 e6a2f500 Gerd Hoffmann
usb_host_close(int bus, int addr) "dev %d:%d"
271 e6a2f500 Gerd Hoffmann
usb_host_set_address(int bus, int addr, int config) "dev %d:%d, address %d"
272 e6a2f500 Gerd Hoffmann
usb_host_set_config(int bus, int addr, int config) "dev %d:%d, config %d"
273 e6a2f500 Gerd Hoffmann
usb_host_set_interface(int bus, int addr, int interface, int alt) "dev %d:%d, interface %d, alt %d"
274 e6a2f500 Gerd Hoffmann
usb_host_claim_interfaces(int bus, int addr, int config, int nif) "dev %d:%d, config %d, nif %d"
275 e6a2f500 Gerd Hoffmann
usb_host_release_interfaces(int bus, int addr) "dev %d:%d"
276 e6a2f500 Gerd Hoffmann
usb_host_req_control(int bus, int addr, int req, int value, int index) "dev %d:%d, req 0x%x, value %d, index %d"
277 e6a2f500 Gerd Hoffmann
usb_host_req_data(int bus, int addr, int in, int ep, int size) "dev %d:%d, in %d, ep %d, size %d"
278 e6a2f500 Gerd Hoffmann
usb_host_req_complete(int bus, int addr, int status) "dev %d:%d, status %d"
279 e6a2f500 Gerd Hoffmann
usb_host_urb_submit(int bus, int addr, void *aurb, int length, int more) "dev %d:%d, aurb %p, length %d, more %d"
280 e6a2f500 Gerd Hoffmann
usb_host_urb_complete(int bus, int addr, void *aurb, int status, int length, int more) "dev %d:%d, aurb %p, status %d, length %d, more %d"
281 e6a2f500 Gerd Hoffmann
usb_host_ep_set_halt(int bus, int addr, int ep) "dev %d:%d, ep %d"
282 e6a2f500 Gerd Hoffmann
usb_host_ep_clear_halt(int bus, int addr, int ep) "dev %d:%d, ep %d"
283 e6a2f500 Gerd Hoffmann
usb_host_ep_start_iso(int bus, int addr, int ep) "dev %d:%d, ep %d"
284 e6a2f500 Gerd Hoffmann
usb_host_ep_stop_iso(int bus, int addr, int ep) "dev %d:%d, ep %d"
285 e6a2f500 Gerd Hoffmann
usb_host_reset(int bus, int addr) "dev %d:%d"
286 e6a2f500 Gerd Hoffmann
usb_host_auto_scan_enabled(void)
287 e6a2f500 Gerd Hoffmann
usb_host_auto_scan_disabled(void)
288 9516bb47 Gerd Hoffmann
usb_host_claim_port(int bus, int hub, int port) "bus %d, hub addr %d, port %d"
289 e6a2f500 Gerd Hoffmann
290 5138efec Paolo Bonzini
# hw/scsi-bus.c
291 47f08d7a Lluís
scsi_req_alloc(int target, int lun, int tag) "target %d lun %d tag %d"
292 47f08d7a Lluís
scsi_req_data(int target, int lun, int tag, int len) "target %d lun %d tag %d len %d"
293 e88c591d Paolo Bonzini
scsi_req_data_canceled(int target, int lun, int tag, int len) "target %d lun %d tag %d len %d"
294 47f08d7a Lluís
scsi_req_dequeue(int target, int lun, int tag) "target %d lun %d tag %d"
295 47f08d7a Lluís
scsi_req_continue(int target, int lun, int tag) "target %d lun %d tag %d"
296 47f08d7a Lluís
scsi_req_parsed(int target, int lun, int tag, int cmd, int mode, int xfer) "target %d lun %d tag %d command %d dir %d length %d"
297 689d7e2f Stefan Hajnoczi
scsi_req_parsed_lba(int target, int lun, int tag, int cmd, uint64_t lba) "target %d lun %d tag %d command %d lba %"PRIu64
298 47f08d7a Lluís
scsi_req_parse_bad(int target, int lun, int tag, int cmd) "target %d lun %d tag %d command %d"
299 47f08d7a Lluís
scsi_req_build_sense(int target, int lun, int tag, int key, int asc, int ascq) "target %d lun %d tag %d key %#02x asc %#02x ascq %#02x"
300 47f08d7a Lluís
scsi_report_luns(int target, int lun, int tag) "target %d lun %d tag %d"
301 47f08d7a Lluís
scsi_inquiry(int target, int lun, int tag, int cdb1, int cdb2) "target %d lun %d tag %d page %#02x/%#02x"
302 47f08d7a Lluís
scsi_test_unit_ready(int target, int lun, int tag) "target %d lun %d tag %d"
303 47f08d7a Lluís
scsi_request_sense(int target, int lun, int tag) "target %d lun %d tag %d"
304 5138efec Paolo Bonzini
305 94b0b5ff Stefan Hajnoczi
# vl.c
306 47f08d7a Lluís
vm_state_notify(int running, int reason) "running %d reason %d"
307 298800ca Stefan Hajnoczi
308 298800ca Stefan Hajnoczi
# block/qed-l2-cache.c
309 47f08d7a Lluís
qed_alloc_l2_cache_entry(void *l2_cache, void *entry) "l2_cache %p entry %p"
310 47f08d7a Lluís
qed_unref_l2_cache_entry(void *entry, int ref) "entry %p ref %d"
311 47f08d7a Lluís
qed_find_l2_cache_entry(void *l2_cache, void *entry, uint64_t offset, int ref) "l2_cache %p entry %p offset %"PRIu64" ref %d"
312 298800ca Stefan Hajnoczi
313 298800ca Stefan Hajnoczi
# block/qed-table.c
314 47f08d7a Lluís
qed_read_table(void *s, uint64_t offset, void *table) "s %p offset %"PRIu64" table %p"
315 47f08d7a Lluís
qed_read_table_cb(void *s, void *table, int ret) "s %p table %p ret %d"
316 47f08d7a Lluís
qed_write_table(void *s, uint64_t offset, void *table, unsigned int index, unsigned int n) "s %p offset %"PRIu64" table %p index %u n %u"
317 47f08d7a Lluís
qed_write_table_cb(void *s, void *table, int flush, int ret) "s %p table %p flush %d ret %d"
318 eabba580 Stefan Hajnoczi
319 eabba580 Stefan Hajnoczi
# block/qed.c
320 47f08d7a Lluís
qed_need_check_timer_cb(void *s) "s %p"
321 47f08d7a Lluís
qed_start_need_check_timer(void *s) "s %p"
322 47f08d7a Lluís
qed_cancel_need_check_timer(void *s) "s %p"
323 47f08d7a Lluís
qed_aio_complete(void *s, void *acb, int ret) "s %p acb %p ret %d"
324 6e4f59bd Stefan Hajnoczi
qed_aio_setup(void *s, void *acb, int64_t sector_num, int nb_sectors, void *opaque, int flags) "s %p acb %p sector_num %"PRId64" nb_sectors %d opaque %p flags %#x"
325 689d7e2f Stefan Hajnoczi
qed_aio_next_io(void *s, void *acb, int ret, uint64_t cur_pos) "s %p acb %p ret %d cur_pos %"PRIu64
326 47f08d7a Lluís
qed_aio_read_data(void *s, void *acb, int ret, uint64_t offset, size_t len) "s %p acb %p ret %d offset %"PRIu64" len %zu"
327 47f08d7a Lluís
qed_aio_write_data(void *s, void *acb, int ret, uint64_t offset, size_t len) "s %p acb %p ret %d offset %"PRIu64" len %zu"
328 689d7e2f Stefan Hajnoczi
qed_aio_write_prefill(void *s, void *acb, uint64_t start, size_t len, uint64_t offset) "s %p acb %p start %"PRIu64" len %zu offset %"PRIu64
329 689d7e2f Stefan Hajnoczi
qed_aio_write_postfill(void *s, void *acb, uint64_t start, size_t len, uint64_t offset) "s %p acb %p start %"PRIu64" len %zu offset %"PRIu64
330 47f08d7a Lluís
qed_aio_write_main(void *s, void *acb, int ret, uint64_t offset, size_t len) "s %p acb %p ret %d offset %"PRIu64" len %zu"
331 0f3a4a01 Fabien Chouteau
332 b213b370 Hervé Poussineau
# hw/g364fb.c
333 47f08d7a Lluís
g364fb_read(uint64_t addr, uint32_t val) "read addr=0x%"PRIx64": 0x%x"
334 47f08d7a Lluís
g364fb_write(uint64_t addr, uint32_t new) "write addr=0x%"PRIx64": 0x%x"
335 b213b370 Hervé Poussineau
336 0f3a4a01 Fabien Chouteau
# hw/grlib_gptimer.c
337 47f08d7a Lluís
grlib_gptimer_enable(int id, uint32_t count) "timer:%d set count 0x%x and run"
338 47f08d7a Lluís
grlib_gptimer_disabled(int id, uint32_t config) "timer:%d Timer disable config 0x%x"
339 47f08d7a Lluís
grlib_gptimer_restart(int id, uint32_t reload) "timer:%d reload val: 0x%x"
340 47f08d7a Lluís
grlib_gptimer_set_scaler(uint32_t scaler, uint32_t freq) "scaler:0x%x freq: 0x%x"
341 47f08d7a Lluís
grlib_gptimer_hit(int id) "timer:%d HIT"
342 47f08d7a Lluís
grlib_gptimer_readl(int id, uint64_t addr, uint32_t val) "timer:%d addr 0x%"PRIx64" 0x%x"
343 47f08d7a Lluís
grlib_gptimer_writel(int id, uint64_t addr, uint32_t val) "timer:%d addr 0x%"PRIx64" 0x%x"
344 3f10bcbb Fabien Chouteau
345 3f10bcbb Fabien Chouteau
# hw/grlib_irqmp.c
346 2f4a725b Stefan Hajnoczi
grlib_irqmp_check_irqs(uint32_t pend, uint32_t force, uint32_t mask, uint32_t lvl1, uint32_t lvl2) "pend:0x%04x force:0x%04x mask:0x%04x lvl1:0x%04x lvl0:0x%04x"
347 47f08d7a Lluís
grlib_irqmp_ack(int intno) "interrupt:%d"
348 47f08d7a Lluís
grlib_irqmp_set_irq(int irq) "Raise CPU IRQ %d"
349 689d7e2f Stefan Hajnoczi
grlib_irqmp_readl_unknown(uint64_t addr) "addr 0x%"PRIx64
350 47f08d7a Lluís
grlib_irqmp_writel_unknown(uint64_t addr, uint32_t value) "addr 0x%"PRIx64" value 0x%x"
351 8b1e1320 Fabien Chouteau
352 8b1e1320 Fabien Chouteau
# hw/grlib_apbuart.c
353 47f08d7a Lluís
grlib_apbuart_event(int event) "event:%d"
354 47f08d7a Lluís
grlib_apbuart_writel_unknown(uint64_t addr, uint32_t value) "addr 0x%"PRIx64" value 0x%x"
355 0c685d28 Fabien Chouteau
grlib_apbuart_readl_unknown(uint64_t addr) "addr 0x%"PRIx64""
356 b04d9890 Fabien Chouteau
357 b04d9890 Fabien Chouteau
# hw/leon3.c
358 47f08d7a Lluís
leon3_set_irq(int intno) "Set CPU IRQ %d"
359 47f08d7a Lluís
leon3_reset_irq(int intno) "Reset CPU IRQ %d"
360 9363ee31 Anthony Liguori
361 cbcc6336 Alon Levy
# spice-qemu-char.c
362 47f08d7a Lluís
spice_vmc_write(ssize_t out, int len) "spice wrottn %zd of requested %d"
363 47f08d7a Lluís
spice_vmc_read(int bytes, int len) "spice read %d of requested %d"
364 47f08d7a Lluís
spice_vmc_register_interface(void *scd) "spice vmc registered interface %p"
365 47f08d7a Lluís
spice_vmc_unregister_interface(void *scd) "spice vmc unregistered interface %p"
366 4ef66fa7 Michael Walle
367 4ef66fa7 Michael Walle
# hw/lm32_pic.c
368 47f08d7a Lluís
lm32_pic_raise_irq(void) "Raise CPU interrupt"
369 47f08d7a Lluís
lm32_pic_lower_irq(void) "Lower CPU interrupt"
370 47f08d7a Lluís
lm32_pic_interrupt(int irq, int level) "Set IRQ%d %d"
371 47f08d7a Lluís
lm32_pic_set_im(uint32_t im) "im 0x%08x"
372 47f08d7a Lluís
lm32_pic_set_ip(uint32_t ip) "ip 0x%08x"
373 47f08d7a Lluís
lm32_pic_get_im(uint32_t im) "im 0x%08x"
374 47f08d7a Lluís
lm32_pic_get_ip(uint32_t ip) "ip 0x%08x"
375 15d7dc4f Michael Walle
376 15d7dc4f Michael Walle
# hw/lm32_juart.c
377 47f08d7a Lluís
lm32_juart_get_jtx(uint32_t value) "jtx 0x%08x"
378 47f08d7a Lluís
lm32_juart_set_jtx(uint32_t value) "jtx 0x%08x"
379 47f08d7a Lluís
lm32_juart_get_jrx(uint32_t value) "jrx 0x%08x"
380 47f08d7a Lluís
lm32_juart_set_jrx(uint32_t value) "jrx 0x%08x"
381 ea7924dc Michael Walle
382 ea7924dc Michael Walle
# hw/lm32_timer.c
383 47f08d7a Lluís
lm32_timer_memory_write(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
384 47f08d7a Lluís
lm32_timer_memory_read(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
385 47f08d7a Lluís
lm32_timer_hit(void) "timer hit"
386 47f08d7a Lluís
lm32_timer_irq_state(int level) "irq state %d"
387 770ae571 Michael Walle
388 770ae571 Michael Walle
# hw/lm32_uart.c
389 47f08d7a Lluís
lm32_uart_memory_write(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
390 47f08d7a Lluís
lm32_uart_memory_read(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
391 47f08d7a Lluís
lm32_uart_irq_state(int level) "irq state %d"
392 f19410ca Michael Walle
393 f19410ca Michael Walle
# hw/lm32_sys.c
394 47f08d7a Lluís
lm32_sys_memory_write(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
395 25a8bb96 Michael Walle
396 25a8bb96 Michael Walle
# hw/milkymist-ac97.c
397 47f08d7a Lluís
milkymist_ac97_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x"
398 47f08d7a Lluís
milkymist_ac97_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x"
399 47f08d7a Lluís
milkymist_ac97_pulse_irq_crrequest(void) "Pulse IRQ CR request"
400 47f08d7a Lluís
milkymist_ac97_pulse_irq_crreply(void) "Pulse IRQ CR reply"
401 47f08d7a Lluís
milkymist_ac97_pulse_irq_dmaw(void) "Pulse IRQ DMA write"
402 47f08d7a Lluís
milkymist_ac97_pulse_irq_dmar(void) "Pulse IRQ DMA read"
403 47f08d7a Lluís
milkymist_ac97_in_cb(int avail, uint32_t remaining) "avail %d remaining %u"
404 47f08d7a Lluís
milkymist_ac97_in_cb_transferred(int transferred) "transferred %d"
405 47f08d7a Lluís
milkymist_ac97_out_cb(int free, uint32_t remaining) "free %d remaining %u"
406 47f08d7a Lluís
milkymist_ac97_out_cb_transferred(int transferred) "transferred %d"
407 e4dc6d2c Michael Walle
408 e4dc6d2c Michael Walle
# hw/milkymist-hpdmc.c
409 47f08d7a Lluís
milkymist_hpdmc_memory_read(uint32_t addr, uint32_t value) "addr=%08x value=%08x"
410 47f08d7a Lluís
milkymist_hpdmc_memory_write(uint32_t addr, uint32_t value) "addr=%08x value=%08x"
411 b4e37d98 Michael Walle
412 b4e37d98 Michael Walle
# hw/milkymist-memcard.c
413 47f08d7a Lluís
milkymist_memcard_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x"
414 47f08d7a Lluís
milkymist_memcard_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x"
415 07424544 Michael Walle
416 57aa265d Michael Walle
# hw/milkymist-minimac2.c
417 47f08d7a Lluís
milkymist_minimac2_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x"
418 47f08d7a Lluís
milkymist_minimac2_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x"
419 47f08d7a Lluís
milkymist_minimac2_mdio_write(uint8_t phy_addr, uint8_t addr, uint16_t value) "phy_addr %02x addr %02x value %04x"
420 47f08d7a Lluís
milkymist_minimac2_mdio_read(uint8_t phy_addr, uint8_t addr, uint16_t value) "phy_addr %02x addr %02x value %04x"
421 47f08d7a Lluís
milkymist_minimac2_tx_frame(uint32_t length) "length %u"
422 47f08d7a Lluís
milkymist_minimac2_rx_frame(const void *buf, uint32_t length) "buf %p length %u"
423 47f08d7a Lluís
milkymist_minimac2_drop_rx_frame(const void *buf) "buf %p"
424 47f08d7a Lluís
milkymist_minimac2_rx_transfer(const void *buf, uint32_t length) "buf %p length %d"
425 47f08d7a Lluís
milkymist_minimac2_raise_irq_rx(void) "Raise IRQ RX"
426 47f08d7a Lluís
milkymist_minimac2_lower_irq_rx(void) "Lower IRQ RX"
427 47f08d7a Lluís
milkymist_minimac2_pulse_irq_tx(void) "Pulse IRQ TX"
428 5ee18b9c Michael Walle
429 5ee18b9c Michael Walle
# hw/milkymist-pfpu.c
430 47f08d7a Lluís
milkymist_pfpu_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x"
431 47f08d7a Lluís
milkymist_pfpu_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x"
432 47f08d7a Lluís
milkymist_pfpu_vectout(uint32_t a, uint32_t b, uint32_t dma_ptr) "a %08x b %08x dma_ptr %08x"
433 47f08d7a Lluís
milkymist_pfpu_pulse_irq(void) "Pulse IRQ"
434 87a381ec Michael Walle
435 87a381ec Michael Walle
# hw/milkymist-softusb.c
436 47f08d7a Lluís
milkymist_softusb_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x"
437 47f08d7a Lluís
milkymist_softusb_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x"
438 47f08d7a Lluís
milkymist_softusb_mevt(uint8_t m) "m %d"
439 47f08d7a Lluís
milkymist_softusb_kevt(uint8_t m) "m %d"
440 47f08d7a Lluís
milkymist_softusb_mouse_event(int dx, int dy, int dz, int bs) "dx %d dy %d dz %d bs %02x"
441 47f08d7a Lluís
milkymist_softusb_pulse_irq(void) "Pulse IRQ"
442 96832424 Michael Walle
443 96832424 Michael Walle
# hw/milkymist-sysctl.c
444 47f08d7a Lluís
milkymist_sysctl_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x"
445 47f08d7a Lluís
milkymist_sysctl_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x"
446 47f08d7a Lluís
milkymist_sysctl_icap_write(uint32_t value) "value %08x"
447 47f08d7a Lluís
milkymist_sysctl_start_timer0(void) "Start timer0"
448 47f08d7a Lluís
milkymist_sysctl_stop_timer0(void) "Stop timer0"
449 47f08d7a Lluís
milkymist_sysctl_start_timer1(void) "Start timer1"
450 47f08d7a Lluís
milkymist_sysctl_stop_timer1(void) "Stop timer1"
451 47f08d7a Lluís
milkymist_sysctl_pulse_irq_timer0(void) "Pulse IRQ Timer0"
452 47f08d7a Lluís
milkymist_sysctl_pulse_irq_timer1(void) "Pulse IRQ Timer1"
453 0670dadd Michael Walle
454 0670dadd Michael Walle
# hw/milkymist-tmu2.c
455 47f08d7a Lluís
milkymist_tmu2_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x"
456 47f08d7a Lluís
milkymist_tmu2_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x"
457 47f08d7a Lluís
milkymist_tmu2_start(void) "Start TMU"
458 47f08d7a Lluís
milkymist_tmu2_pulse_irq(void) "Pulse IRQ"
459 883de16b Michael Walle
460 883de16b Michael Walle
# hw/milkymist-uart.c
461 47f08d7a Lluís
milkymist_uart_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x"
462 47f08d7a Lluís
milkymist_uart_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x"
463 fcfa3397 Michael Walle
milkymist_uart_raise_irq(void) "Raise IRQ"
464 fcfa3397 Michael Walle
milkymist_uart_lower_irq(void) "Lower IRQ"
465 d23948b1 Michael Walle
466 d23948b1 Michael Walle
# hw/milkymist-vgafb.c
467 47f08d7a Lluís
milkymist_vgafb_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x"
468 47f08d7a Lluís
milkymist_vgafb_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x"
469 432d268c Jun Nakajima
470 83818f7c Hervé Poussineau
# hw/mipsnet.c
471 83818f7c Hervé Poussineau
mipsnet_send(uint32_t size) "sending len=%u"
472 83818f7c Hervé Poussineau
mipsnet_receive(uint32_t size) "receiving len=%u"
473 83818f7c Hervé Poussineau
mipsnet_read(uint64_t addr, uint32_t val) "read addr=0x%" PRIx64 " val=0x%x"
474 903ec8ea Paolo Bonzini
mipsnet_write(uint64_t addr, uint64_t val) "write addr=0x%" PRIx64 " val=0x%" PRIx64 ""
475 83818f7c Hervé Poussineau
mipsnet_irq(uint32_t isr, uint32_t intctl) "set irq to %d (%02x)"
476 83818f7c Hervé Poussineau
477 432d268c Jun Nakajima
# xen-all.c
478 47f08d7a Lluís
xen_ram_alloc(unsigned long ram_addr, unsigned long size) "requested: %#lx, size %#lx"
479 20581d20 Avi Kivity
xen_client_set_memory(uint64_t start_addr, unsigned long size, bool log_dirty) "%#"PRIx64" size %#lx, log_dirty %i"
480 432d268c Jun Nakajima
481 432d268c Jun Nakajima
# xen-mapcache.c
482 689d7e2f Stefan Hajnoczi
xen_map_cache(uint64_t phys_addr) "want %#"PRIx64
483 689d7e2f Stefan Hajnoczi
xen_remap_bucket(uint64_t index) "index %#"PRIx64
484 47f08d7a Lluís
xen_map_cache_return(void* ptr) "%p"
485 689d7e2f Stefan Hajnoczi
xen_map_block(uint64_t phys_addr, uint64_t size) "%#"PRIx64", size %#"PRIx64
486 47f08d7a Lluís
xen_unmap_block(void* addr, unsigned long size) "%p, size %#lx"
487 050a0ddf Anthony PERARD
488 050a0ddf Anthony PERARD
# exec.c
489 47f08d7a Lluís
qemu_put_ram_ptr(void* addr) "%p"
490 01195b73 Steven Smith
491 01195b73 Steven Smith
# hw/xen_platform.c
492 47f08d7a Lluís
xen_platform_log(char *s) "xen platform: %s"
493 00dccaf1 Kevin Wolf
494 00dccaf1 Kevin Wolf
# qemu-coroutine.c
495 47f08d7a Lluís
qemu_coroutine_enter(void *from, void *to, void *opaque) "from %p to %p opaque %p"
496 47f08d7a Lluís
qemu_coroutine_yield(void *from, void *to) "from %p to %p"
497 47f08d7a Lluís
qemu_coroutine_terminate(void *co) "self %p"
498 b96e9247 Kevin Wolf
499 b96e9247 Kevin Wolf
# qemu-coroutine-lock.c
500 47f08d7a Lluís
qemu_co_queue_next_bh(void) ""
501 47f08d7a Lluís
qemu_co_queue_next(void *next) "next %p"
502 47f08d7a Lluís
qemu_co_mutex_lock_entry(void *mutex, void *self) "mutex %p self %p"
503 47f08d7a Lluís
qemu_co_mutex_lock_return(void *mutex, void *self) "mutex %p self %p"
504 47f08d7a Lluís
qemu_co_mutex_unlock_entry(void *mutex, void *self) "mutex %p self %p"
505 47f08d7a Lluís
qemu_co_mutex_unlock_return(void *mutex, void *self) "mutex %p self %p"
506 30c2f238 Blue Swirl
507 30c2f238 Blue Swirl
# hw/escc.c
508 47f08d7a Lluís
escc_put_queue(char channel, int b) "channel %c put: 0x%02x"
509 47f08d7a Lluís
escc_get_queue(char channel, int val) "channel %c get 0x%02x"
510 47f08d7a Lluís
escc_update_irq(int irq) "IRQ = %d"
511 47f08d7a Lluís
escc_update_parameters(char channel, int speed, int parity, int data_bits, int stop_bits) "channel %c: speed=%d parity=%c data=%d stop=%d"
512 47f08d7a Lluís
escc_mem_writeb_ctrl(char channel, uint32_t reg, uint32_t val) "Write channel %c, reg[%d] = %2.2x"
513 47f08d7a Lluís
escc_mem_writeb_data(char channel, uint32_t val) "Write channel %c, ch %d"
514 47f08d7a Lluís
escc_mem_readb_ctrl(char channel, uint32_t reg, uint8_t val) "Read channel %c, reg[%d] = %2.2x"
515 47f08d7a Lluís
escc_mem_readb_data(char channel, uint32_t ret) "Read channel %c, ch %d"
516 47f08d7a Lluís
escc_serial_receive_byte(char channel, int ch) "channel %c put ch %d"
517 47f08d7a Lluís
escc_sunkbd_event_in(int ch) "Untranslated keycode %2.2x"
518 47f08d7a Lluís
escc_sunkbd_event_out(int ch) "Translated keycode %2.2x"
519 47f08d7a Lluís
escc_kbd_command(int val) "Command %d"
520 47f08d7a Lluís
escc_sunmouse_event(int dx, int dy, int buttons_state) "dx=%d dy=%d buttons=%01x"
521 bf4b9889 Blue Swirl
522 c589b249 Ronnie Sahlberg
# block/iscsi.c
523 c589b249 Ronnie Sahlberg
iscsi_aio_write10_cb(void *iscsi, int status, void *acb, int canceled) "iscsi %p status %d acb %p canceled %d"
524 c589b249 Ronnie Sahlberg
iscsi_aio_writev(void *iscsi, int64_t sector_num, int nb_sectors, void *opaque, void *acb) "iscsi %p sector_num %"PRId64" nb_sectors %d opaque %p acb %p"
525 c589b249 Ronnie Sahlberg
iscsi_aio_read10_cb(void *iscsi, int status, void *acb, int canceled) "iscsi %p status %d acb %p canceled %d"
526 c589b249 Ronnie Sahlberg
iscsi_aio_readv(void *iscsi, int64_t sector_num, int nb_sectors, void *opaque, void *acb) "iscsi %p sector_num %"PRId64" nb_sectors %d opaque %p acb %p"
527 c589b249 Ronnie Sahlberg
528 bf4b9889 Blue Swirl
# hw/esp.c
529 bf4b9889 Blue Swirl
esp_raise_irq(void) "Raise IRQ"
530 bf4b9889 Blue Swirl
esp_lower_irq(void) "Lower IRQ"
531 bf4b9889 Blue Swirl
esp_dma_enable(void) "Raise enable"
532 bf4b9889 Blue Swirl
esp_dma_disable(void) "Lower enable"
533 bf4b9889 Blue Swirl
esp_get_cmd(uint32_t dmalen, int target) "len %d target %d"
534 bf4b9889 Blue Swirl
esp_do_busid_cmd(uint8_t busid) "busid 0x%x"
535 bf4b9889 Blue Swirl
esp_handle_satn_stop(uint32_t cmdlen) "cmdlen %d"
536 bf4b9889 Blue Swirl
esp_write_response(uint32_t status) "Transfer status (status=%d)"
537 bf4b9889 Blue Swirl
esp_do_dma(uint32_t cmdlen, uint32_t len) "command len %d + %d"
538 bf4b9889 Blue Swirl
esp_command_complete(void) "SCSI Command complete"
539 bf4b9889 Blue Swirl
esp_command_complete_unexpected(void) "SCSI command completed unexpectedly"
540 bf4b9889 Blue Swirl
esp_command_complete_fail(void) "Command failed"
541 bf4b9889 Blue Swirl
esp_transfer_data(uint32_t dma_left, int32_t ti_size) "transfer %d/%d"
542 bf4b9889 Blue Swirl
esp_handle_ti(uint32_t minlen) "Transfer Information len %d"
543 bf4b9889 Blue Swirl
esp_handle_ti_cmd(uint32_t cmdlen) "command len %d"
544 bf4b9889 Blue Swirl
esp_mem_readb(uint32_t saddr, uint8_t reg) "reg[%d]: 0x%2.2x"
545 bf4b9889 Blue Swirl
esp_mem_writeb(uint32_t saddr, uint8_t reg, uint32_t val) "reg[%d]: 0x%2.2x -> 0x%2.2x"
546 bf4b9889 Blue Swirl
esp_mem_writeb_cmd_nop(uint32_t val) "NOP (%2.2x)"
547 bf4b9889 Blue Swirl
esp_mem_writeb_cmd_flush(uint32_t val) "Flush FIFO (%2.2x)"
548 bf4b9889 Blue Swirl
esp_mem_writeb_cmd_reset(uint32_t val) "Chip reset (%2.2x)"
549 bf4b9889 Blue Swirl
esp_mem_writeb_cmd_bus_reset(uint32_t val) "Bus reset (%2.2x)"
550 bf4b9889 Blue Swirl
esp_mem_writeb_cmd_iccs(uint32_t val) "Initiator Command Complete Sequence (%2.2x)"
551 bf4b9889 Blue Swirl
esp_mem_writeb_cmd_msgacc(uint32_t val) "Message Accepted (%2.2x)"
552 bf4b9889 Blue Swirl
esp_mem_writeb_cmd_pad(uint32_t val) "Transfer padding (%2.2x)"
553 bf4b9889 Blue Swirl
esp_mem_writeb_cmd_satn(uint32_t val) "Set ATN (%2.2x)"
554 bf4b9889 Blue Swirl
esp_mem_writeb_cmd_sel(uint32_t val) "Select without ATN (%2.2x)"
555 bf4b9889 Blue Swirl
esp_mem_writeb_cmd_selatn(uint32_t val) "Select with ATN (%2.2x)"
556 bf4b9889 Blue Swirl
esp_mem_writeb_cmd_selatns(uint32_t val) "Select with ATN & stop (%2.2x)"
557 bf4b9889 Blue Swirl
esp_mem_writeb_cmd_ensel(uint32_t val) "Enable selection (%2.2x)"
558 89bd820a Stefan Hajnoczi
559 89bd820a Stefan Hajnoczi
# monitor.c
560 89bd820a Stefan Hajnoczi
handle_qmp_command(void *mon, const char *cmd_name) "mon %p cmd_name \"%s\""
561 89bd820a Stefan Hajnoczi
monitor_protocol_emitter(void *mon) "mon %p"
562 342407fd Max Filippov
563 342407fd Max Filippov
# hw/opencores_eth.c
564 342407fd Max Filippov
open_eth_mii_write(unsigned idx, uint16_t v) "MII[%02x] <- %04x"
565 342407fd Max Filippov
open_eth_mii_read(unsigned idx, uint16_t v) "MII[%02x] -> %04x"
566 342407fd Max Filippov
open_eth_update_irq(uint32_t v) "IRQ <- %x"
567 342407fd Max Filippov
open_eth_receive(unsigned len) "RX: len: %u"
568 342407fd Max Filippov
open_eth_receive_mcast(unsigned idx, uint32_t h0, uint32_t h1) "MCAST: idx = %u, hash: %08x:%08x"
569 342407fd Max Filippov
open_eth_receive_reject(void) "RX: rejected"
570 342407fd Max Filippov
open_eth_receive_desc(uint32_t addr, uint32_t len_flags) "RX: %08x, len_flags: %08x"
571 342407fd Max Filippov
open_eth_start_xmit(uint32_t addr, unsigned len, unsigned tx_len) "TX: %08x, len: %u, tx_len: %u"
572 342407fd Max Filippov
open_eth_reg_read(uint32_t addr, uint32_t v) "MAC[%02x] -> %08x"
573 342407fd Max Filippov
open_eth_reg_write(uint32_t addr, uint32_t v) "MAC[%02x] <- %08x"
574 342407fd Max Filippov
open_eth_desc_read(uint32_t addr, uint32_t v) "DESC[%04x] -> %08x"
575 342407fd Max Filippov
open_eth_desc_write(uint32_t addr, uint32_t v) "DESC[%04x] <- %08x"
576 1f99b949 Anthony Liguori
577 c572f23a Harsh Prateek Bora
# hw/9pfs/virtio-9p.c
578 7999f7e1 Aneesh Kumar K.V
v9fs_rerror(uint16_t tag, uint8_t id, int err) "tag %d id %d err %d"
579 c572f23a Harsh Prateek Bora
v9fs_version(uint16_t tag, uint8_t id, int32_t msize, char* version) "tag %d id %d msize %d version %s"
580 c572f23a Harsh Prateek Bora
v9fs_version_return(uint16_t tag, uint8_t id, int32_t msize, char* version) "tag %d id %d msize %d version %s"
581 c76eaf13 Stefan Weil
v9fs_attach(uint16_t tag, uint8_t id, int32_t fid, int32_t afid, char* uname, char* aname) "tag %u id %u fid %d afid %d uname %s aname %s"
582 c572f23a Harsh Prateek Bora
v9fs_attach_return(uint16_t tag, uint8_t id, int8_t type, int32_t version, int64_t path) "tag %d id %d type %d version %d path %"PRId64""
583 c572f23a Harsh Prateek Bora
v9fs_stat(uint16_t tag, uint8_t id, int32_t fid) "tag %d id %d fid %d"
584 c572f23a Harsh Prateek Bora
v9fs_stat_return(uint16_t tag, uint8_t id, int32_t mode, int32_t atime, int32_t mtime, int64_t length) "tag %d id %d stat={mode %d atime %d mtime %d length %"PRId64"}"
585 c572f23a Harsh Prateek Bora
v9fs_getattr(uint16_t tag, uint8_t id, int32_t fid, uint64_t request_mask) "tag %d id %d fid %d request_mask %"PRIu64""
586 c572f23a Harsh Prateek Bora
v9fs_getattr_return(uint16_t tag, uint8_t id, uint64_t result_mask, uint32_t mode, uint32_t uid, uint32_t gid) "tag %d id %d getattr={result_mask %"PRId64" mode %u uid %u gid %u}"
587 c572f23a Harsh Prateek Bora
v9fs_walk(uint16_t tag, uint8_t id, int32_t fid, int32_t newfid, uint16_t nwnames) "tag %d id %d fid %d newfid %d nwnames %d"
588 c572f23a Harsh Prateek Bora
v9fs_walk_return(uint16_t tag, uint8_t id, uint16_t nwnames, void* qids) "tag %d id %d nwnames %d qids %p"
589 c572f23a Harsh Prateek Bora
v9fs_open(uint16_t tag, uint8_t id, int32_t fid, int32_t mode) "tag %d id %d fid %d mode %d"
590 c572f23a Harsh Prateek Bora
v9fs_open_return(uint16_t tag, uint8_t id, int8_t type, int32_t version, int64_t path, int iounit) "tag %d id %d qid={type %d version %d path %"PRId64"} iounit %d"
591 c572f23a Harsh Prateek Bora
v9fs_lcreate(uint16_t tag, uint8_t id, int32_t dfid, int32_t flags, int32_t mode, uint32_t gid) "tag %d id %d dfid %d flags %d mode %d gid %u"
592 c572f23a Harsh Prateek Bora
v9fs_lcreate_return(uint16_t tag, uint8_t id, int8_t type, int32_t version, int64_t path, int32_t iounit) "tag %d id %d qid={type %d version %d path %"PRId64"} iounit %d"
593 c572f23a Harsh Prateek Bora
v9fs_fsync(uint16_t tag, uint8_t id, int32_t fid, int datasync) "tag %d id %d fid %d datasync %d"
594 c572f23a Harsh Prateek Bora
v9fs_clunk(uint16_t tag, uint8_t id, int32_t fid) "tag %d id %d fid %d"
595 2f008a8c Aneesh Kumar K.V
v9fs_read(uint16_t tag, uint8_t id, int32_t fid, uint64_t off, uint32_t max_count) "tag %d id %d fid %d off %"PRIu64" max_count %u"
596 c572f23a Harsh Prateek Bora
v9fs_read_return(uint16_t tag, uint8_t id, int32_t count, ssize_t err) "tag %d id %d count %d err %zd"
597 2f008a8c Aneesh Kumar K.V
v9fs_readdir(uint16_t tag, uint8_t id, int32_t fid, uint64_t offset, uint32_t max_count) "tag %d id %d fid %d offset %"PRIu64" max_count %u"
598 2f008a8c Aneesh Kumar K.V
v9fs_readdir_return(uint16_t tag, uint8_t id, uint32_t count, ssize_t retval) "tag %d id %d count %u retval %zd"
599 2f008a8c Aneesh Kumar K.V
v9fs_write(uint16_t tag, uint8_t id, int32_t fid, uint64_t off, uint32_t count, int cnt) "tag %d id %d fid %d off %"PRIu64" count %u cnt %d"
600 c572f23a Harsh Prateek Bora
v9fs_write_return(uint16_t tag, uint8_t id, int32_t total, ssize_t err) "tag %d id %d total %d err %zd"
601 c572f23a Harsh Prateek Bora
v9fs_create(uint16_t tag, uint8_t id, int32_t fid, char* name, int32_t perm, int8_t mode) "tag %d id %d fid %d name %s perm %d mode %d"
602 c572f23a Harsh Prateek Bora
v9fs_create_return(uint16_t tag, uint8_t id, int8_t type, int32_t version, int64_t path, int iounit) "tag %d id %d qid={type %d version %d path %"PRId64"} iounit %d"
603 c572f23a Harsh Prateek Bora
v9fs_symlink(uint16_t tag, uint8_t id, int32_t fid,  char* name, char* symname, uint32_t gid) "tag %d id %d fid %d name %s symname %s gid %u"
604 c572f23a Harsh Prateek Bora
v9fs_symlink_return(uint16_t tag, uint8_t id, int8_t type, int32_t version, int64_t path) "tag %d id %d qid={type %d version %d path %"PRId64"}"
605 c572f23a Harsh Prateek Bora
v9fs_flush(uint16_t tag, uint8_t id, int16_t flush_tag) "tag %d id %d flush_tag %d"
606 c572f23a Harsh Prateek Bora
v9fs_link(uint16_t tag, uint8_t id, int32_t dfid, int32_t oldfid, char* name) "tag %d id %d dfid %d oldfid %d name %s"
607 c572f23a Harsh Prateek Bora
v9fs_remove(uint16_t tag, uint8_t id, int32_t fid) "tag %d id %d fid %d"
608 c76eaf13 Stefan Weil
v9fs_wstat(uint16_t tag, uint8_t id, int32_t fid, int32_t mode, int32_t atime, int32_t mtime) "tag %u id %u fid %d stat={mode %d atime %d mtime %d}"
609 c572f23a Harsh Prateek Bora
v9fs_mknod(uint16_t tag, uint8_t id, int32_t fid, int mode, int major, int minor) "tag %d id %d fid %d mode %d major %d minor %d"
610 c572f23a Harsh Prateek Bora
v9fs_mknod_return(uint16_t tag, uint8_t id, int8_t type, int32_t version, int64_t path) "tag %d id %d qid={type %d version %d path %"PRId64"}"
611 c572f23a Harsh Prateek Bora
v9fs_lock(uint16_t tag, uint8_t id, int32_t fid, uint8_t type, uint64_t start, uint64_t length) "tag %d id %d fid %d type %d start %"PRIu64" length %"PRIu64""
612 c572f23a Harsh Prateek Bora
v9fs_lock_return(uint16_t tag, uint8_t id, int8_t status) "tag %d id %d status %d"
613 c572f23a Harsh Prateek Bora
v9fs_getlock(uint16_t tag, uint8_t id, int32_t fid, uint8_t type, uint64_t start, uint64_t length)"tag %d id %d fid %d type %d start %"PRIu64" length %"PRIu64""
614 c572f23a Harsh Prateek Bora
v9fs_getlock_return(uint16_t tag, uint8_t id, uint8_t type, uint64_t start, uint64_t length, uint32_t proc_id) "tag %d id %d type %d start %"PRIu64" length %"PRIu64" proc_id %u"
615 c76eaf13 Stefan Weil
v9fs_mkdir(uint16_t tag, uint8_t id, int32_t fid, char* name, int mode, uint32_t gid) "tag %u id %u fid %d name %s mode %d gid %u"
616 c76eaf13 Stefan Weil
v9fs_mkdir_return(uint16_t tag, uint8_t id, int8_t type, int32_t version, int64_t path, int err) "tag %u id %u qid={type %d version %d path %"PRId64"} err %d"
617 c572f23a Harsh Prateek Bora
v9fs_xattrwalk(uint16_t tag, uint8_t id, int32_t fid, int32_t newfid, char* name) "tag %d id %d fid %d newfid %d name %s"
618 c572f23a Harsh Prateek Bora
v9fs_xattrwalk_return(uint16_t tag, uint8_t id, int64_t size) "tag %d id %d size %"PRId64""
619 c572f23a Harsh Prateek Bora
v9fs_xattrcreate(uint16_t tag, uint8_t id, int32_t fid, char* name, int64_t size, int flags) "tag %d id %d fid %d name %s size %"PRId64" flags %d"
620 c572f23a Harsh Prateek Bora
v9fs_readlink(uint16_t tag, uint8_t id, int32_t fid) "tag %d id %d fid %d"
621 c572f23a Harsh Prateek Bora
v9fs_readlink_return(uint16_t tag, uint8_t id, char* target) "tag %d id %d name %s"
622 ec0ceb17 Blue Swirl
623 ec0ceb17 Blue Swirl
# target-sparc/mmu_helper.c
624 ec0ceb17 Blue Swirl
mmu_helper_dfault(uint64_t address, uint64_t context, int mmu_idx, uint32_t tl) "DFAULT at %"PRIx64" context %"PRIx64" mmu_idx=%d tl=%d"
625 ec0ceb17 Blue Swirl
mmu_helper_dprot(uint64_t address, uint64_t context, int mmu_idx, uint32_t tl) "DPROT at %"PRIx64" context %"PRIx64" mmu_idx=%d tl=%d"
626 ec0ceb17 Blue Swirl
mmu_helper_dmiss(uint64_t address, uint64_t context) "DMISS at %"PRIx64" context %"PRIx64""
627 ec0ceb17 Blue Swirl
mmu_helper_tfault(uint64_t address, uint64_t context) "TFAULT at %"PRIx64" context %"PRIx64""
628 ec0ceb17 Blue Swirl
mmu_helper_tmiss(uint64_t address, uint64_t context) "TMISS at %"PRIx64" context %"PRIx64""
629 ec0ceb17 Blue Swirl
mmu_helper_get_phys_addr_code(uint32_t tl, int mmu_idx, uint64_t prim_context, uint64_t sec_context, uint64_t address) "tl=%d mmu_idx=%d primary context=%"PRIx64" secondary context=%"PRIx64" address=%"PRIx64""
630 ec0ceb17 Blue Swirl
mmu_helper_get_phys_addr_data(uint32_t tl, int mmu_idx, uint64_t prim_context, uint64_t sec_context, uint64_t address) "tl=%d mmu_idx=%d primary context=%"PRIx64" secondary context=%"PRIx64" address=%"PRIx64""
631 ec0ceb17 Blue Swirl
mmu_helper_mmu_fault(uint64_t address, uint64_t paddr, int mmu_idx, uint32_t tl, uint64_t prim_context, uint64_t sec_context) "Translate at %"PRIx64" -> %"PRIx64", mmu_idx=%d tl=%d primary context=%"PRIx64" secondary context=%"PRIx64""
632 11e66bca Blue Swirl
633 11e66bca Blue Swirl
# target-sparc/int_helper.c
634 11e66bca Blue Swirl
int_helper_set_softint(uint32_t softint) "new %08x"
635 11e66bca Blue Swirl
int_helper_clear_softint(uint32_t softint) "new %08x"
636 11e66bca Blue Swirl
int_helper_write_softint(uint32_t softint) "new %08x"
637 11e66bca Blue Swirl
int_helper_icache_freeze(void) "Instruction cache: freeze"
638 11e66bca Blue Swirl
int_helper_dcache_freeze(void) "Data cache: freeze"
639 870be6ad Blue Swirl
640 870be6ad Blue Swirl
# target-sparc/win_helper.c
641 870be6ad Blue Swirl
win_helper_gregset_error(uint32_t pstate) "ERROR in get_gregset: active pstate bits=%x"
642 870be6ad Blue Swirl
win_helper_switch_pstate(uint32_t pstate_regs, uint32_t new_pstate_regs) "change_pstate: switching regs old=%x new=%x"
643 870be6ad Blue Swirl
win_helper_no_switch_pstate(uint32_t new_pstate_regs) "change_pstate: regs new=%x (unchanged)"
644 870be6ad Blue Swirl
win_helper_wrpil(uint32_t psrpil, uint32_t new_pil) "old=%x new=%x"
645 870be6ad Blue Swirl
win_helper_done(uint32_t tl) "tl=%d"
646 870be6ad Blue Swirl
win_helper_retry(uint32_t tl) "tl=%d"
647 c57c4658 Kevin Wolf
648 c57c4658 Kevin Wolf
# dma-helpers.c
649 c57c4658 Kevin Wolf
dma_bdrv_io(void *dbs, void *bs, int64_t sector_num, bool to_dev) "dbs=%p bs=%p sector_num=%" PRId64 " to_dev=%d"
650 c57c4658 Kevin Wolf
dma_aio_cancel(void *dbs) "dbs=%p"
651 c57c4658 Kevin Wolf
dma_complete(void *dbs, int ret, void *cb) "dbs=%p ret=%d cb=%p"
652 c57c4658 Kevin Wolf
dma_bdrv_cb(void *dbs, int ret) "dbs=%p ret=%d"
653 c57c4658 Kevin Wolf
dma_map_wait(void *dbs) "dbs=%p"