root / hw / mips_mipssim.c @ 2afee49f
History | View | Annotate | Download (7.3 kB)
1 | f0fc6f8f | ths | /*
|
---|---|---|---|
2 | f0fc6f8f | ths | * QEMU/mipssim emulation
|
3 | f0fc6f8f | ths | *
|
4 | b5e4946f | Stefan Weil | * Emulates a very simple machine model similar to the one used by the
|
5 | f0fc6f8f | ths | * proprietary MIPS emulator.
|
6 | a79ee211 | ths | *
|
7 | a79ee211 | ths | * Copyright (c) 2007 Thiemo Seufer
|
8 | a79ee211 | ths | *
|
9 | a79ee211 | ths | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
10 | a79ee211 | ths | * of this software and associated documentation files (the "Software"), to deal
|
11 | a79ee211 | ths | * in the Software without restriction, including without limitation the rights
|
12 | a79ee211 | ths | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
13 | a79ee211 | ths | * copies of the Software, and to permit persons to whom the Software is
|
14 | a79ee211 | ths | * furnished to do so, subject to the following conditions:
|
15 | a79ee211 | ths | *
|
16 | a79ee211 | ths | * The above copyright notice and this permission notice shall be included in
|
17 | a79ee211 | ths | * all copies or substantial portions of the Software.
|
18 | a79ee211 | ths | *
|
19 | a79ee211 | ths | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
20 | a79ee211 | ths | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
21 | a79ee211 | ths | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
22 | a79ee211 | ths | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
23 | a79ee211 | ths | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
24 | a79ee211 | ths | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
25 | a79ee211 | ths | * THE SOFTWARE.
|
26 | f0fc6f8f | ths | */
|
27 | 87ecb68b | pbrook | #include "hw.h" |
28 | 87ecb68b | pbrook | #include "mips.h" |
29 | b970ea8f | Blue Swirl | #include "mips_cpudevs.h" |
30 | 87ecb68b | pbrook | #include "pc.h" |
31 | 87ecb68b | pbrook | #include "isa.h" |
32 | 87ecb68b | pbrook | #include "net.h" |
33 | 87ecb68b | pbrook | #include "sysemu.h" |
34 | 87ecb68b | pbrook | #include "boards.h" |
35 | bba831e8 | Paul Brook | #include "mips-bios.h" |
36 | ca20cf32 | Blue Swirl | #include "loader.h" |
37 | ca20cf32 | Blue Swirl | #include "elf.h" |
38 | d118d64a | Hervé Poussineau | #include "sysbus.h" |
39 | d118d64a | Hervé Poussineau | #include "exec-memory.h" |
40 | f0fc6f8f | ths | |
41 | 7df526e3 | ths | static struct _loaderparams { |
42 | 7df526e3 | ths | int ram_size;
|
43 | 7df526e3 | ths | const char *kernel_filename; |
44 | 7df526e3 | ths | const char *kernel_cmdline; |
45 | 7df526e3 | ths | const char *initrd_filename; |
46 | 7df526e3 | ths | } loaderparams; |
47 | 7df526e3 | ths | |
48 | e16ad5b0 | Aurelien Jarno | typedef struct ResetData { |
49 | e16ad5b0 | Aurelien Jarno | CPUState *env; |
50 | e16ad5b0 | Aurelien Jarno | uint64_t vector; |
51 | e16ad5b0 | Aurelien Jarno | } ResetData; |
52 | e16ad5b0 | Aurelien Jarno | |
53 | e16ad5b0 | Aurelien Jarno | static int64_t load_kernel(void) |
54 | f0fc6f8f | ths | { |
55 | 409dbce5 | Aurelien Jarno | int64_t entry, kernel_high; |
56 | f0fc6f8f | ths | long kernel_size;
|
57 | f0fc6f8f | ths | long initrd_size;
|
58 | c227f099 | Anthony Liguori | ram_addr_t initrd_offset; |
59 | ca20cf32 | Blue Swirl | int big_endian;
|
60 | ca20cf32 | Blue Swirl | |
61 | ca20cf32 | Blue Swirl | #ifdef TARGET_WORDS_BIGENDIAN
|
62 | ca20cf32 | Blue Swirl | big_endian = 1;
|
63 | ca20cf32 | Blue Swirl | #else
|
64 | ca20cf32 | Blue Swirl | big_endian = 0;
|
65 | ca20cf32 | Blue Swirl | #endif
|
66 | f0fc6f8f | ths | |
67 | 409dbce5 | Aurelien Jarno | kernel_size = load_elf(loaderparams.kernel_filename, cpu_mips_kseg0_to_phys, |
68 | 409dbce5 | Aurelien Jarno | NULL, (uint64_t *)&entry, NULL, |
69 | 409dbce5 | Aurelien Jarno | (uint64_t *)&kernel_high, big_endian, |
70 | 409dbce5 | Aurelien Jarno | ELF_MACHINE, 1);
|
71 | f0fc6f8f | ths | if (kernel_size >= 0) { |
72 | f0fc6f8f | ths | if ((entry & ~0x7fffffffULL) == 0x80000000) |
73 | f0fc6f8f | ths | entry = (int32_t)entry; |
74 | f0fc6f8f | ths | } else {
|
75 | f0fc6f8f | ths | fprintf(stderr, "qemu: could not load kernel '%s'\n",
|
76 | 7df526e3 | ths | loaderparams.kernel_filename); |
77 | f0fc6f8f | ths | exit(1);
|
78 | f0fc6f8f | ths | } |
79 | f0fc6f8f | ths | |
80 | f0fc6f8f | ths | /* load initrd */
|
81 | f0fc6f8f | ths | initrd_size = 0;
|
82 | f0fc6f8f | ths | initrd_offset = 0;
|
83 | 7df526e3 | ths | if (loaderparams.initrd_filename) {
|
84 | 7df526e3 | ths | initrd_size = get_image_size (loaderparams.initrd_filename); |
85 | f0fc6f8f | ths | if (initrd_size > 0) { |
86 | f0fc6f8f | ths | initrd_offset = (kernel_high + ~TARGET_PAGE_MASK) & TARGET_PAGE_MASK; |
87 | 7df526e3 | ths | if (initrd_offset + initrd_size > loaderparams.ram_size) {
|
88 | f0fc6f8f | ths | fprintf(stderr, |
89 | f0fc6f8f | ths | "qemu: memory too small for initial ram disk '%s'\n",
|
90 | 7df526e3 | ths | loaderparams.initrd_filename); |
91 | f0fc6f8f | ths | exit(1);
|
92 | f0fc6f8f | ths | } |
93 | dcac9679 | pbrook | initrd_size = load_image_targphys(loaderparams.initrd_filename, |
94 | dcac9679 | pbrook | initrd_offset, loaderparams.ram_size - initrd_offset); |
95 | f0fc6f8f | ths | } |
96 | f0fc6f8f | ths | if (initrd_size == (target_ulong) -1) { |
97 | f0fc6f8f | ths | fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
|
98 | 7df526e3 | ths | loaderparams.initrd_filename); |
99 | f0fc6f8f | ths | exit(1);
|
100 | f0fc6f8f | ths | } |
101 | f0fc6f8f | ths | } |
102 | e16ad5b0 | Aurelien Jarno | return entry;
|
103 | f0fc6f8f | ths | } |
104 | f0fc6f8f | ths | |
105 | f0fc6f8f | ths | static void main_cpu_reset(void *opaque) |
106 | f0fc6f8f | ths | { |
107 | e16ad5b0 | Aurelien Jarno | ResetData *s = (ResetData *)opaque; |
108 | e16ad5b0 | Aurelien Jarno | CPUState *env = s->env; |
109 | f0fc6f8f | ths | |
110 | e16ad5b0 | Aurelien Jarno | cpu_reset(env); |
111 | aecf1376 | Nathan Froyd | env->active_tc.PC = s->vector & ~(target_ulong)1;
|
112 | aecf1376 | Nathan Froyd | if (s->vector & 1) { |
113 | aecf1376 | Nathan Froyd | env->hflags |= MIPS_HFLAG_M16; |
114 | aecf1376 | Nathan Froyd | } |
115 | f0fc6f8f | ths | } |
116 | f0fc6f8f | ths | |
117 | d118d64a | Hervé Poussineau | static void mipsnet_init(int base, qemu_irq irq, NICInfo *nd) |
118 | d118d64a | Hervé Poussineau | { |
119 | d118d64a | Hervé Poussineau | DeviceState *dev; |
120 | d118d64a | Hervé Poussineau | SysBusDevice *s; |
121 | d118d64a | Hervé Poussineau | |
122 | d118d64a | Hervé Poussineau | dev = qdev_create(NULL, "mipsnet"); |
123 | d118d64a | Hervé Poussineau | qdev_set_nic_properties(dev, nd); |
124 | d118d64a | Hervé Poussineau | qdev_init_nofail(dev); |
125 | d118d64a | Hervé Poussineau | |
126 | d118d64a | Hervé Poussineau | s = sysbus_from_qdev(dev); |
127 | d118d64a | Hervé Poussineau | sysbus_connect_irq(s, 0, irq);
|
128 | d118d64a | Hervé Poussineau | memory_region_add_subregion(get_system_io(), |
129 | d118d64a | Hervé Poussineau | base, |
130 | d118d64a | Hervé Poussineau | sysbus_mmio_get_region(s, 0));
|
131 | d118d64a | Hervé Poussineau | } |
132 | d118d64a | Hervé Poussineau | |
133 | f0fc6f8f | ths | static void |
134 | c227f099 | Anthony Liguori | mips_mipssim_init (ram_addr_t ram_size, |
135 | 3023f332 | aliguori | const char *boot_device, |
136 | f0fc6f8f | ths | const char *kernel_filename, const char *kernel_cmdline, |
137 | f0fc6f8f | ths | const char *initrd_filename, const char *cpu_model) |
138 | f0fc6f8f | ths | { |
139 | 5cea8590 | Paul Brook | char *filename;
|
140 | 23ebf23d | Avi Kivity | MemoryRegion *address_space_mem = get_system_memory(); |
141 | 23ebf23d | Avi Kivity | MemoryRegion *ram = g_new(MemoryRegion, 1);
|
142 | 23ebf23d | Avi Kivity | MemoryRegion *bios = g_new(MemoryRegion, 1);
|
143 | f0fc6f8f | ths | CPUState *env; |
144 | e16ad5b0 | Aurelien Jarno | ResetData *reset_info; |
145 | b5334159 | ths | int bios_size;
|
146 | f0fc6f8f | ths | |
147 | f0fc6f8f | ths | /* Init CPUs. */
|
148 | f0fc6f8f | ths | if (cpu_model == NULL) { |
149 | f0fc6f8f | ths | #ifdef TARGET_MIPS64
|
150 | f0fc6f8f | ths | cpu_model = "5Kf";
|
151 | f0fc6f8f | ths | #else
|
152 | f0fc6f8f | ths | cpu_model = "24Kf";
|
153 | f0fc6f8f | ths | #endif
|
154 | f0fc6f8f | ths | } |
155 | aaed909a | bellard | env = cpu_init(cpu_model); |
156 | aaed909a | bellard | if (!env) {
|
157 | aaed909a | bellard | fprintf(stderr, "Unable to find CPU definition\n");
|
158 | aaed909a | bellard | exit(1);
|
159 | aaed909a | bellard | } |
160 | 7267c094 | Anthony Liguori | reset_info = g_malloc0(sizeof(ResetData));
|
161 | e16ad5b0 | Aurelien Jarno | reset_info->env = env; |
162 | e16ad5b0 | Aurelien Jarno | reset_info->vector = env->active_tc.PC; |
163 | e16ad5b0 | Aurelien Jarno | qemu_register_reset(main_cpu_reset, reset_info); |
164 | f0fc6f8f | ths | |
165 | f0fc6f8f | ths | /* Allocate RAM. */
|
166 | c5705a77 | Avi Kivity | memory_region_init_ram(ram, "mips_mipssim.ram", ram_size);
|
167 | c5705a77 | Avi Kivity | vmstate_register_ram_global(ram); |
168 | c5705a77 | Avi Kivity | memory_region_init_ram(bios, "mips_mipssim.bios", BIOS_SIZE);
|
169 | c5705a77 | Avi Kivity | vmstate_register_ram_global(bios); |
170 | 23ebf23d | Avi Kivity | memory_region_set_readonly(bios, true);
|
171 | f0fc6f8f | ths | |
172 | 23ebf23d | Avi Kivity | memory_region_add_subregion(address_space_mem, 0, ram);
|
173 | dcac9679 | pbrook | |
174 | dcac9679 | pbrook | /* Map the BIOS / boot exception handler. */
|
175 | 23ebf23d | Avi Kivity | memory_region_add_subregion(address_space_mem, 0x1fc00000LL, bios);
|
176 | f0fc6f8f | ths | /* Load a BIOS / boot exception handler image. */
|
177 | f0fc6f8f | ths | if (bios_name == NULL) |
178 | f0fc6f8f | ths | bios_name = BIOS_FILENAME; |
179 | 5cea8590 | Paul Brook | filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name); |
180 | 5cea8590 | Paul Brook | if (filename) {
|
181 | 5cea8590 | Paul Brook | bios_size = load_image_targphys(filename, 0x1fc00000LL, BIOS_SIZE);
|
182 | 7267c094 | Anthony Liguori | g_free(filename); |
183 | 5cea8590 | Paul Brook | } else {
|
184 | 5cea8590 | Paul Brook | bios_size = -1;
|
185 | 5cea8590 | Paul Brook | } |
186 | b5334159 | ths | if ((bios_size < 0 || bios_size > BIOS_SIZE) && !kernel_filename) { |
187 | f0fc6f8f | ths | /* Bail out if we have neither a kernel image nor boot vector code. */
|
188 | f0fc6f8f | ths | fprintf(stderr, |
189 | f0fc6f8f | ths | "qemu: Could not load MIPS bios '%s', and no -kernel argument was specified\n",
|
190 | 5cea8590 | Paul Brook | filename); |
191 | f0fc6f8f | ths | exit(1);
|
192 | f0fc6f8f | ths | } else {
|
193 | b5334159 | ths | /* We have a boot vector start address. */
|
194 | b5dc7732 | ths | env->active_tc.PC = (target_long)(int32_t)0xbfc00000;
|
195 | f0fc6f8f | ths | } |
196 | f0fc6f8f | ths | |
197 | f0fc6f8f | ths | if (kernel_filename) {
|
198 | 7df526e3 | ths | loaderparams.ram_size = ram_size; |
199 | 7df526e3 | ths | loaderparams.kernel_filename = kernel_filename; |
200 | 7df526e3 | ths | loaderparams.kernel_cmdline = kernel_cmdline; |
201 | 7df526e3 | ths | loaderparams.initrd_filename = initrd_filename; |
202 | e16ad5b0 | Aurelien Jarno | reset_info->vector = load_kernel(); |
203 | f0fc6f8f | ths | } |
204 | f0fc6f8f | ths | |
205 | f0fc6f8f | ths | /* Init CPU internal devices. */
|
206 | f0fc6f8f | ths | cpu_mips_irq_init_cpu(env); |
207 | f0fc6f8f | ths | cpu_mips_clock_init(env); |
208 | f0fc6f8f | ths | |
209 | f0fc6f8f | ths | /* Register 64 KB of ISA IO space at 0x1fd00000. */
|
210 | 968d683c | Alexander Graf | isa_mmio_init(0x1fd00000, 0x00010000); |
211 | f0fc6f8f | ths | |
212 | f0fc6f8f | ths | /* A single 16450 sits at offset 0x3f8. It is attached to
|
213 | f0fc6f8f | ths | MIPS CPU INT2, which is interrupt 4. */
|
214 | f0fc6f8f | ths | if (serial_hds[0]) |
215 | b6cd0ea1 | aurel32 | serial_init(0x3f8, env->irq[4], 115200, serial_hds[0]); |
216 | f0fc6f8f | ths | |
217 | 0ae18cee | aliguori | if (nd_table[0].vlan) |
218 | 0ae18cee | aliguori | /* MIPSnet uses the MIPS CPU INT0, which is interrupt 2. */
|
219 | 0ae18cee | aliguori | mipsnet_init(0x4200, env->irq[2], &nd_table[0]); |
220 | f0fc6f8f | ths | } |
221 | f0fc6f8f | ths | |
222 | f80f9ec9 | Anthony Liguori | static QEMUMachine mips_mipssim_machine = {
|
223 | eec2743e | ths | .name = "mipssim",
|
224 | eec2743e | ths | .desc = "MIPS MIPSsim platform",
|
225 | eec2743e | ths | .init = mips_mipssim_init, |
226 | f0fc6f8f | ths | }; |
227 | f80f9ec9 | Anthony Liguori | |
228 | f80f9ec9 | Anthony Liguori | static void mips_mipssim_machine_init(void) |
229 | f80f9ec9 | Anthony Liguori | { |
230 | f80f9ec9 | Anthony Liguori | qemu_register_machine(&mips_mipssim_machine); |
231 | f80f9ec9 | Anthony Liguori | } |
232 | f80f9ec9 | Anthony Liguori | |
233 | f80f9ec9 | Anthony Liguori | machine_init(mips_mipssim_machine_init); |