root / hw / mips_r4k.c @ 2be24aaa
History | View | Annotate | Download (8.9 kB)
1 | e16fe40c | ths | /*
|
---|---|---|---|
2 | e16fe40c | ths | * QEMU/MIPS pseudo-board
|
3 | e16fe40c | ths | *
|
4 | e16fe40c | ths | * emulates a simple machine with ISA-like bus.
|
5 | e16fe40c | ths | * ISA IO space mapped to the 0x14000000 (PHYS) and
|
6 | e16fe40c | ths | * ISA memory at the 0x10000000 (PHYS, 16Mb in size).
|
7 | e16fe40c | ths | * All peripherial devices are attached to this "bus" with
|
8 | e16fe40c | ths | * the standard PC ISA addresses.
|
9 | e16fe40c | ths | */
|
10 | 87ecb68b | pbrook | #include "hw.h" |
11 | 87ecb68b | pbrook | #include "mips.h" |
12 | b970ea8f | Blue Swirl | #include "mips_cpudevs.h" |
13 | 87ecb68b | pbrook | #include "pc.h" |
14 | 87ecb68b | pbrook | #include "isa.h" |
15 | 87ecb68b | pbrook | #include "net.h" |
16 | 87ecb68b | pbrook | #include "sysemu.h" |
17 | 87ecb68b | pbrook | #include "boards.h" |
18 | b305b5ba | ths | #include "flash.h" |
19 | 3b3fb322 | blueswir1 | #include "qemu-log.h" |
20 | bba831e8 | Paul Brook | #include "mips-bios.h" |
21 | ec82026c | Gerd Hoffmann | #include "ide.h" |
22 | ca20cf32 | Blue Swirl | #include "loader.h" |
23 | ca20cf32 | Blue Swirl | #include "elf.h" |
24 | 44cbbf18 | ths | |
25 | e4bcb14c | ths | #define MAX_IDE_BUS 2 |
26 | e4bcb14c | ths | |
27 | 58126404 | pbrook | static const int ide_iobase[2] = { 0x1f0, 0x170 }; |
28 | 58126404 | pbrook | static const int ide_iobase2[2] = { 0x3f6, 0x376 }; |
29 | 58126404 | pbrook | static const int ide_irq[2] = { 14, 15 }; |
30 | 58126404 | pbrook | |
31 | e16fe40c | ths | static PITState *pit; /* PIT i8254 */ |
32 | 697584ab | bellard | |
33 | 1b66074b | ths | /* i8254 PIT is attached to the IRQ0 at PIC i8259 */
|
34 | 6af0bf9c | bellard | |
35 | 7df526e3 | ths | static struct _loaderparams { |
36 | 7df526e3 | ths | int ram_size;
|
37 | 7df526e3 | ths | const char *kernel_filename; |
38 | 7df526e3 | ths | const char *kernel_cmdline; |
39 | 7df526e3 | ths | const char *initrd_filename; |
40 | 7df526e3 | ths | } loaderparams; |
41 | 7df526e3 | ths | |
42 | c227f099 | Anthony Liguori | static void mips_qemu_writel (void *opaque, target_phys_addr_t addr, |
43 | 6ae81775 | ths | uint32_t val) |
44 | 6ae81775 | ths | { |
45 | 6ae81775 | ths | if ((addr & 0xffff) == 0 && val == 42) |
46 | 6ae81775 | ths | qemu_system_reset_request (); |
47 | 6ae81775 | ths | else if ((addr & 0xffff) == 4 && val == 42) |
48 | 6ae81775 | ths | qemu_system_shutdown_request (); |
49 | 6ae81775 | ths | } |
50 | 6ae81775 | ths | |
51 | c227f099 | Anthony Liguori | static uint32_t mips_qemu_readl (void *opaque, target_phys_addr_t addr) |
52 | 6ae81775 | ths | { |
53 | 6ae81775 | ths | return 0; |
54 | 6ae81775 | ths | } |
55 | 6ae81775 | ths | |
56 | d60efc6b | Blue Swirl | static CPUWriteMemoryFunc * const mips_qemu_write[] = { |
57 | 6ae81775 | ths | &mips_qemu_writel, |
58 | 6ae81775 | ths | &mips_qemu_writel, |
59 | 6ae81775 | ths | &mips_qemu_writel, |
60 | 6ae81775 | ths | }; |
61 | 6ae81775 | ths | |
62 | d60efc6b | Blue Swirl | static CPUReadMemoryFunc * const mips_qemu_read[] = { |
63 | 6ae81775 | ths | &mips_qemu_readl, |
64 | 6ae81775 | ths | &mips_qemu_readl, |
65 | 6ae81775 | ths | &mips_qemu_readl, |
66 | 6ae81775 | ths | }; |
67 | 6ae81775 | ths | |
68 | 6ae81775 | ths | static int mips_qemu_iomemtype = 0; |
69 | 6ae81775 | ths | |
70 | e16ad5b0 | Aurelien Jarno | typedef struct ResetData { |
71 | e16ad5b0 | Aurelien Jarno | CPUState *env; |
72 | e16ad5b0 | Aurelien Jarno | uint64_t vector; |
73 | e16ad5b0 | Aurelien Jarno | } ResetData; |
74 | e16ad5b0 | Aurelien Jarno | |
75 | e16ad5b0 | Aurelien Jarno | static int64_t load_kernel(void) |
76 | 6ae81775 | ths | { |
77 | 409dbce5 | Aurelien Jarno | int64_t entry, kernel_high; |
78 | e90e795e | Aurelien Jarno | long kernel_size, initrd_size, params_size;
|
79 | c227f099 | Anthony Liguori | ram_addr_t initrd_offset; |
80 | e90e795e | Aurelien Jarno | uint32_t *params_buf; |
81 | ca20cf32 | Blue Swirl | int big_endian;
|
82 | 6ae81775 | ths | |
83 | ca20cf32 | Blue Swirl | #ifdef TARGET_WORDS_BIGENDIAN
|
84 | ca20cf32 | Blue Swirl | big_endian = 1;
|
85 | ca20cf32 | Blue Swirl | #else
|
86 | ca20cf32 | Blue Swirl | big_endian = 0;
|
87 | ca20cf32 | Blue Swirl | #endif
|
88 | 409dbce5 | Aurelien Jarno | kernel_size = load_elf(loaderparams.kernel_filename, cpu_mips_kseg0_to_phys, |
89 | 409dbce5 | Aurelien Jarno | NULL, (uint64_t *)&entry, NULL, |
90 | 409dbce5 | Aurelien Jarno | (uint64_t *)&kernel_high, big_endian, |
91 | 409dbce5 | Aurelien Jarno | ELF_MACHINE, 1);
|
92 | c570fd16 | ths | if (kernel_size >= 0) { |
93 | c570fd16 | ths | if ((entry & ~0x7fffffffULL) == 0x80000000) |
94 | 5dc4b744 | ths | entry = (int32_t)entry; |
95 | c570fd16 | ths | } else {
|
96 | 9042c0e2 | ths | fprintf(stderr, "qemu: could not load kernel '%s'\n",
|
97 | 7df526e3 | ths | loaderparams.kernel_filename); |
98 | 9042c0e2 | ths | exit(1);
|
99 | 6ae81775 | ths | } |
100 | 6ae81775 | ths | |
101 | 6ae81775 | ths | /* load initrd */
|
102 | 6ae81775 | ths | initrd_size = 0;
|
103 | 74287114 | ths | initrd_offset = 0;
|
104 | 7df526e3 | ths | if (loaderparams.initrd_filename) {
|
105 | 7df526e3 | ths | initrd_size = get_image_size (loaderparams.initrd_filename); |
106 | 74287114 | ths | if (initrd_size > 0) { |
107 | 74287114 | ths | initrd_offset = (kernel_high + ~TARGET_PAGE_MASK) & TARGET_PAGE_MASK; |
108 | 74287114 | ths | if (initrd_offset + initrd_size > ram_size) {
|
109 | 74287114 | ths | fprintf(stderr, |
110 | 74287114 | ths | "qemu: memory too small for initial ram disk '%s'\n",
|
111 | 7df526e3 | ths | loaderparams.initrd_filename); |
112 | 74287114 | ths | exit(1);
|
113 | 74287114 | ths | } |
114 | dcac9679 | pbrook | initrd_size = load_image_targphys(loaderparams.initrd_filename, |
115 | dcac9679 | pbrook | initrd_offset, |
116 | dcac9679 | pbrook | ram_size - initrd_offset); |
117 | 74287114 | ths | } |
118 | 6ae81775 | ths | if (initrd_size == (target_ulong) -1) { |
119 | 6ae81775 | ths | fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
|
120 | 7df526e3 | ths | loaderparams.initrd_filename); |
121 | 6ae81775 | ths | exit(1);
|
122 | 6ae81775 | ths | } |
123 | 6ae81775 | ths | } |
124 | 6ae81775 | ths | |
125 | 6ae81775 | ths | /* Store command line. */
|
126 | e90e795e | Aurelien Jarno | params_size = 264;
|
127 | e90e795e | Aurelien Jarno | params_buf = qemu_malloc(params_size); |
128 | e90e795e | Aurelien Jarno | |
129 | e90e795e | Aurelien Jarno | params_buf[0] = tswap32(ram_size);
|
130 | e90e795e | Aurelien Jarno | params_buf[1] = tswap32(0x12345678); |
131 | e90e795e | Aurelien Jarno | |
132 | 6ae81775 | ths | if (initrd_size > 0) { |
133 | 409dbce5 | Aurelien Jarno | snprintf((char *)params_buf + 8, 256, "rd_start=0x%" PRIx64 " rd_size=%li %s", |
134 | 409dbce5 | Aurelien Jarno | cpu_mips_phys_to_kseg0(NULL, initrd_offset),
|
135 | e90e795e | Aurelien Jarno | initrd_size, loaderparams.kernel_cmdline); |
136 | d7585251 | pbrook | } else {
|
137 | e90e795e | Aurelien Jarno | snprintf((char *)params_buf + 8, 256, "%s", loaderparams.kernel_cmdline); |
138 | 6ae81775 | ths | } |
139 | 6ae81775 | ths | |
140 | e90e795e | Aurelien Jarno | rom_add_blob_fixed("params", params_buf, params_size,
|
141 | e90e795e | Aurelien Jarno | (16 << 20) - 264); |
142 | e90e795e | Aurelien Jarno | |
143 | e16ad5b0 | Aurelien Jarno | return entry;
|
144 | 6ae81775 | ths | } |
145 | 6ae81775 | ths | |
146 | 6ae81775 | ths | static void main_cpu_reset(void *opaque) |
147 | 6ae81775 | ths | { |
148 | e16ad5b0 | Aurelien Jarno | ResetData *s = (ResetData *)opaque; |
149 | e16ad5b0 | Aurelien Jarno | CPUState *env = s->env; |
150 | 6ae81775 | ths | |
151 | e16ad5b0 | Aurelien Jarno | cpu_reset(env); |
152 | e16ad5b0 | Aurelien Jarno | env->active_tc.PC = s->vector; |
153 | 6ae81775 | ths | } |
154 | 66a93e0f | bellard | |
155 | b305b5ba | ths | static const int sector_len = 32 * 1024; |
156 | 70705261 | ths | static
|
157 | c227f099 | Anthony Liguori | void mips_r4k_init (ram_addr_t ram_size,
|
158 | 3023f332 | aliguori | const char *boot_device, |
159 | 6af0bf9c | bellard | const char *kernel_filename, const char *kernel_cmdline, |
160 | 94fc95cd | j_mayer | const char *initrd_filename, const char *cpu_model) |
161 | 6af0bf9c | bellard | { |
162 | 5cea8590 | Paul Brook | char *filename;
|
163 | c227f099 | Anthony Liguori | ram_addr_t ram_offset; |
164 | c227f099 | Anthony Liguori | ram_addr_t bios_offset; |
165 | f7bcd4e3 | ths | int bios_size;
|
166 | c68ea704 | bellard | CPUState *env; |
167 | e16ad5b0 | Aurelien Jarno | ResetData *reset_info; |
168 | 153a08db | ths | RTCState *rtc_state; |
169 | 58126404 | pbrook | int i;
|
170 | d537cf6c | pbrook | qemu_irq *i8259; |
171 | f455e98c | Gerd Hoffmann | DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS]; |
172 | 751c6a17 | Gerd Hoffmann | DriveInfo *dinfo; |
173 | 3d08ff69 | Blue Swirl | int be;
|
174 | c68ea704 | bellard | |
175 | 33d68b5f | ths | /* init CPUs */
|
176 | 33d68b5f | ths | if (cpu_model == NULL) { |
177 | 60aa19ab | ths | #ifdef TARGET_MIPS64
|
178 | 33d68b5f | ths | cpu_model = "R4000";
|
179 | 33d68b5f | ths | #else
|
180 | 1c32f43e | ths | cpu_model = "24Kf";
|
181 | 33d68b5f | ths | #endif
|
182 | 33d68b5f | ths | } |
183 | aaed909a | bellard | env = cpu_init(cpu_model); |
184 | aaed909a | bellard | if (!env) {
|
185 | aaed909a | bellard | fprintf(stderr, "Unable to find CPU definition\n");
|
186 | aaed909a | bellard | exit(1);
|
187 | aaed909a | bellard | } |
188 | e16ad5b0 | Aurelien Jarno | reset_info = qemu_mallocz(sizeof(ResetData));
|
189 | e16ad5b0 | Aurelien Jarno | reset_info->env = env; |
190 | e16ad5b0 | Aurelien Jarno | reset_info->vector = env->active_tc.PC; |
191 | e16ad5b0 | Aurelien Jarno | qemu_register_reset(main_cpu_reset, reset_info); |
192 | c68ea704 | bellard | |
193 | 6af0bf9c | bellard | /* allocate RAM */
|
194 | 0ccff151 | aurel32 | if (ram_size > (256 << 20)) { |
195 | 0ccff151 | aurel32 | fprintf(stderr, |
196 | 0ccff151 | aurel32 | "qemu: Too much memory for this machine: %d MB, maximum 256 MB\n",
|
197 | 0ccff151 | aurel32 | ((unsigned int)ram_size / (1 << 20))); |
198 | 0ccff151 | aurel32 | exit(1);
|
199 | 0ccff151 | aurel32 | } |
200 | dcac9679 | pbrook | ram_offset = qemu_ram_alloc(ram_size); |
201 | dcac9679 | pbrook | |
202 | dcac9679 | pbrook | cpu_register_physical_memory(0, ram_size, ram_offset | IO_MEM_RAM);
|
203 | 66a93e0f | bellard | |
204 | 6ae81775 | ths | if (!mips_qemu_iomemtype) {
|
205 | 1eed09cb | Avi Kivity | mips_qemu_iomemtype = cpu_register_io_memory(mips_qemu_read, |
206 | 33d68b5f | ths | mips_qemu_write, NULL);
|
207 | 6ae81775 | ths | } |
208 | 6ae81775 | ths | cpu_register_physical_memory(0x1fbf0000, 0x10000, mips_qemu_iomemtype); |
209 | 6ae81775 | ths | |
210 | 66a93e0f | bellard | /* Try to load a BIOS image. If this fails, we continue regardless,
|
211 | 66a93e0f | bellard | but initialize the hardware ourselves. When a kernel gets
|
212 | 66a93e0f | bellard | preloaded we also initialize the hardware, since the BIOS wasn't
|
213 | 66a93e0f | bellard | run. */
|
214 | 1192dad8 | j_mayer | if (bios_name == NULL) |
215 | 1192dad8 | j_mayer | bios_name = BIOS_FILENAME; |
216 | 5cea8590 | Paul Brook | filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name); |
217 | 5cea8590 | Paul Brook | if (filename) {
|
218 | 5cea8590 | Paul Brook | bios_size = get_image_size(filename); |
219 | 5cea8590 | Paul Brook | } else {
|
220 | 5cea8590 | Paul Brook | bios_size = -1;
|
221 | 5cea8590 | Paul Brook | } |
222 | 3d08ff69 | Blue Swirl | #ifdef TARGET_WORDS_BIGENDIAN
|
223 | 3d08ff69 | Blue Swirl | be = 1;
|
224 | 3d08ff69 | Blue Swirl | #else
|
225 | 3d08ff69 | Blue Swirl | be = 0;
|
226 | 3d08ff69 | Blue Swirl | #endif
|
227 | 2909b29a | ths | if ((bios_size > 0) && (bios_size <= BIOS_SIZE)) { |
228 | dcac9679 | pbrook | bios_offset = qemu_ram_alloc(BIOS_SIZE); |
229 | dcac9679 | pbrook | cpu_register_physical_memory(0x1fc00000, BIOS_SIZE,
|
230 | dcac9679 | pbrook | bios_offset | IO_MEM_ROM); |
231 | dcac9679 | pbrook | |
232 | 5cea8590 | Paul Brook | load_image_targphys(filename, 0x1fc00000, BIOS_SIZE);
|
233 | 751c6a17 | Gerd Hoffmann | } else if ((dinfo = drive_get(IF_PFLASH, 0, 0)) != NULL) { |
234 | b305b5ba | ths | uint32_t mips_rom = 0x00400000;
|
235 | dcac9679 | pbrook | bios_offset = qemu_ram_alloc(mips_rom); |
236 | dcac9679 | pbrook | if (!pflash_cfi01_register(0x1fc00000, bios_offset, |
237 | 3d08ff69 | Blue Swirl | dinfo->bdrv, sector_len, |
238 | 3d08ff69 | Blue Swirl | mips_rom / sector_len, |
239 | 3d08ff69 | Blue Swirl | 4, 0, 0, 0, 0, be)) { |
240 | b305b5ba | ths | fprintf(stderr, "qemu: Error registering flash memory.\n");
|
241 | b305b5ba | ths | } |
242 | b305b5ba | ths | } |
243 | b305b5ba | ths | else {
|
244 | 66a93e0f | bellard | /* not fatal */
|
245 | 66a93e0f | bellard | fprintf(stderr, "qemu: Warning, could not load MIPS bios '%s'\n",
|
246 | 5cea8590 | Paul Brook | bios_name); |
247 | 5cea8590 | Paul Brook | } |
248 | 5cea8590 | Paul Brook | if (filename) {
|
249 | 5cea8590 | Paul Brook | qemu_free(filename); |
250 | 6af0bf9c | bellard | } |
251 | 66a93e0f | bellard | |
252 | 66a93e0f | bellard | if (kernel_filename) {
|
253 | 7df526e3 | ths | loaderparams.ram_size = ram_size; |
254 | 7df526e3 | ths | loaderparams.kernel_filename = kernel_filename; |
255 | 7df526e3 | ths | loaderparams.kernel_cmdline = kernel_cmdline; |
256 | 7df526e3 | ths | loaderparams.initrd_filename = initrd_filename; |
257 | e16ad5b0 | Aurelien Jarno | reset_info->vector = load_kernel(); |
258 | 6af0bf9c | bellard | } |
259 | 6af0bf9c | bellard | |
260 | e16fe40c | ths | /* Init CPU internal devices */
|
261 | d537cf6c | pbrook | cpu_mips_irq_init_cpu(env); |
262 | c68ea704 | bellard | cpu_mips_clock_init(env); |
263 | 6af0bf9c | bellard | |
264 | d537cf6c | pbrook | /* The PIC is attached to the MIPS CPU INT0 pin */
|
265 | d537cf6c | pbrook | i8259 = i8259_init(env->irq[2]);
|
266 | 11d23c35 | Gerd Hoffmann | isa_bus_new(NULL);
|
267 | 11d23c35 | Gerd Hoffmann | isa_bus_irqs(i8259); |
268 | d537cf6c | pbrook | |
269 | 32e0c826 | Gerd Hoffmann | rtc_state = rtc_init(2000);
|
270 | afdfa781 | ths | |
271 | 0699b548 | bellard | /* Register 64 KB of ISA IO space at 0x14000000 */
|
272 | 84108e12 | Blue Swirl | #ifdef TARGET_WORDS_BIGENDIAN
|
273 | 84108e12 | Blue Swirl | isa_mmio_init(0x14000000, 0x00010000, 1); |
274 | 84108e12 | Blue Swirl | #else
|
275 | 84108e12 | Blue Swirl | isa_mmio_init(0x14000000, 0x00010000, 0); |
276 | 84108e12 | Blue Swirl | #endif
|
277 | 0699b548 | bellard | isa_mem_base = 0x10000000;
|
278 | 0699b548 | bellard | |
279 | d537cf6c | pbrook | pit = pit_init(0x40, i8259[0]); |
280 | afdfa781 | ths | |
281 | eddbd288 | ths | for(i = 0; i < MAX_SERIAL_PORTS; i++) { |
282 | eddbd288 | ths | if (serial_hds[i]) {
|
283 | ac0be998 | Gerd Hoffmann | serial_isa_init(i, serial_hds[i]); |
284 | eddbd288 | ths | } |
285 | eddbd288 | ths | } |
286 | eddbd288 | ths | |
287 | fbe1b595 | Paul Brook | isa_vga_init(); |
288 | 9827e95c | bellard | |
289 | 0ae18cee | aliguori | if (nd_table[0].vlan) |
290 | 9453c5bc | Gerd Hoffmann | isa_ne2000_init(0x300, 9, &nd_table[0]); |
291 | 58126404 | pbrook | |
292 | e4bcb14c | ths | if (drive_get_max_bus(IF_IDE) >= MAX_IDE_BUS) {
|
293 | e4bcb14c | ths | fprintf(stderr, "qemu: too many IDE bus\n");
|
294 | e4bcb14c | ths | exit(1);
|
295 | e4bcb14c | ths | } |
296 | e4bcb14c | ths | |
297 | e4bcb14c | ths | for(i = 0; i < MAX_IDE_BUS * MAX_IDE_DEVS; i++) { |
298 | f455e98c | Gerd Hoffmann | hd[i] = drive_get(IF_IDE, i / MAX_IDE_DEVS, i % MAX_IDE_DEVS); |
299 | e4bcb14c | ths | } |
300 | e4bcb14c | ths | |
301 | e4bcb14c | ths | for(i = 0; i < MAX_IDE_BUS; i++) |
302 | dea21e97 | Gerd Hoffmann | isa_ide_init(ide_iobase[i], ide_iobase2[i], ide_irq[i], |
303 | e4bcb14c | ths | hd[MAX_IDE_DEVS * i], |
304 | e4bcb14c | ths | hd[MAX_IDE_DEVS * i + 1]);
|
305 | 70705261 | ths | |
306 | 11d23c35 | Gerd Hoffmann | isa_create_simple("i8042");
|
307 | 6af0bf9c | bellard | } |
308 | 6af0bf9c | bellard | |
309 | f80f9ec9 | Anthony Liguori | static QEMUMachine mips_machine = {
|
310 | eec2743e | ths | .name = "mips",
|
311 | eec2743e | ths | .desc = "mips r4k platform",
|
312 | eec2743e | ths | .init = mips_r4k_init, |
313 | 6af0bf9c | bellard | }; |
314 | f80f9ec9 | Anthony Liguori | |
315 | f80f9ec9 | Anthony Liguori | static void mips_machine_init(void) |
316 | f80f9ec9 | Anthony Liguori | { |
317 | f80f9ec9 | Anthony Liguori | qemu_register_machine(&mips_machine); |
318 | f80f9ec9 | Anthony Liguori | } |
319 | f80f9ec9 | Anthony Liguori | |
320 | f80f9ec9 | Anthony Liguori | machine_init(mips_machine_init); |