root / hw / arm / exynos4210.c @ 2c9b15ca
History | View | Annotate | Download (13.5 kB)
1 | 0caa7113 | Evgeny Voevodin | /*
|
---|---|---|---|
2 | 0caa7113 | Evgeny Voevodin | * Samsung exynos4210 SoC emulation
|
3 | 0caa7113 | Evgeny Voevodin | *
|
4 | 0caa7113 | Evgeny Voevodin | * Copyright (c) 2011 Samsung Electronics Co., Ltd. All rights reserved.
|
5 | 0caa7113 | Evgeny Voevodin | * Maksim Kozlov <m.kozlov@samsung.com>
|
6 | 0caa7113 | Evgeny Voevodin | * Evgeny Voevodin <e.voevodin@samsung.com>
|
7 | 0caa7113 | Evgeny Voevodin | * Igor Mitsyanko <i.mitsyanko@samsung.com>
|
8 | 0caa7113 | Evgeny Voevodin | *
|
9 | 0caa7113 | Evgeny Voevodin | * This program is free software; you can redistribute it and/or modify it
|
10 | 0caa7113 | Evgeny Voevodin | * under the terms of the GNU General Public License as published by the
|
11 | 0caa7113 | Evgeny Voevodin | * Free Software Foundation; either version 2 of the License, or
|
12 | 0caa7113 | Evgeny Voevodin | * (at your option) any later version.
|
13 | 0caa7113 | Evgeny Voevodin | *
|
14 | 0caa7113 | Evgeny Voevodin | * This program is distributed in the hope that it will be useful, but WITHOUT
|
15 | 0caa7113 | Evgeny Voevodin | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
16 | 0caa7113 | Evgeny Voevodin | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
17 | 0caa7113 | Evgeny Voevodin | * for more details.
|
18 | 0caa7113 | Evgeny Voevodin | *
|
19 | 0caa7113 | Evgeny Voevodin | * You should have received a copy of the GNU General Public License along
|
20 | 0caa7113 | Evgeny Voevodin | * with this program; if not, see <http://www.gnu.org/licenses/>.
|
21 | 0caa7113 | Evgeny Voevodin | *
|
22 | 0caa7113 | Evgeny Voevodin | */
|
23 | 0caa7113 | Evgeny Voevodin | |
24 | 83c9f4ca | Paolo Bonzini | #include "hw/boards.h" |
25 | 9c17d615 | Paolo Bonzini | #include "sysemu/sysemu.h" |
26 | 83c9f4ca | Paolo Bonzini | #include "hw/sysbus.h" |
27 | bd2be150 | Peter Maydell | #include "hw/arm/arm.h" |
28 | 83c9f4ca | Paolo Bonzini | #include "hw/loader.h" |
29 | 0d09e41a | Paolo Bonzini | #include "hw/arm/exynos4210.h" |
30 | 83c9f4ca | Paolo Bonzini | #include "hw/usb/hcd-ehci.h" |
31 | 0caa7113 | Evgeny Voevodin | |
32 | 0caa7113 | Evgeny Voevodin | #define EXYNOS4210_CHIPID_ADDR 0x10000000 |
33 | 0caa7113 | Evgeny Voevodin | |
34 | 62db8bf3 | Evgeny Voevodin | /* PWM */
|
35 | 62db8bf3 | Evgeny Voevodin | #define EXYNOS4210_PWM_BASE_ADDR 0x139D0000 |
36 | 62db8bf3 | Evgeny Voevodin | |
37 | 7bdf43a7 | Oleg Ogurtsov | /* RTC */
|
38 | 7bdf43a7 | Oleg Ogurtsov | #define EXYNOS4210_RTC_BASE_ADDR 0x10070000 |
39 | 7bdf43a7 | Oleg Ogurtsov | |
40 | 12c775db | Evgeny Voevodin | /* MCT */
|
41 | 12c775db | Evgeny Voevodin | #define EXYNOS4210_MCT_BASE_ADDR 0x10050000 |
42 | 12c775db | Evgeny Voevodin | |
43 | ffbbe7d0 | Mitsyanko Igor | /* I2C */
|
44 | ffbbe7d0 | Mitsyanko Igor | #define EXYNOS4210_I2C_SHIFT 0x00010000 |
45 | ffbbe7d0 | Mitsyanko Igor | #define EXYNOS4210_I2C_BASE_ADDR 0x13860000 |
46 | ffbbe7d0 | Mitsyanko Igor | /* Interrupt Group of External Interrupt Combiner for I2C */
|
47 | ffbbe7d0 | Mitsyanko Igor | #define EXYNOS4210_I2C_INTG 27 |
48 | ffbbe7d0 | Mitsyanko Igor | #define EXYNOS4210_HDMI_INTG 16 |
49 | ffbbe7d0 | Mitsyanko Igor | |
50 | e5a4914e | Maksim Kozlov | /* UART's definitions */
|
51 | e5a4914e | Maksim Kozlov | #define EXYNOS4210_UART0_BASE_ADDR 0x13800000 |
52 | e5a4914e | Maksim Kozlov | #define EXYNOS4210_UART1_BASE_ADDR 0x13810000 |
53 | e5a4914e | Maksim Kozlov | #define EXYNOS4210_UART2_BASE_ADDR 0x13820000 |
54 | e5a4914e | Maksim Kozlov | #define EXYNOS4210_UART3_BASE_ADDR 0x13830000 |
55 | e5a4914e | Maksim Kozlov | #define EXYNOS4210_UART0_FIFO_SIZE 256 |
56 | e5a4914e | Maksim Kozlov | #define EXYNOS4210_UART1_FIFO_SIZE 64 |
57 | e5a4914e | Maksim Kozlov | #define EXYNOS4210_UART2_FIFO_SIZE 16 |
58 | e5a4914e | Maksim Kozlov | #define EXYNOS4210_UART3_FIFO_SIZE 16 |
59 | e5a4914e | Maksim Kozlov | /* Interrupt Group of External Interrupt Combiner for UART */
|
60 | e5a4914e | Maksim Kozlov | #define EXYNOS4210_UART_INT_GRP 26 |
61 | e5a4914e | Maksim Kozlov | |
62 | 0caa7113 | Evgeny Voevodin | /* External GIC */
|
63 | 0caa7113 | Evgeny Voevodin | #define EXYNOS4210_EXT_GIC_CPU_BASE_ADDR 0x10480000 |
64 | 0caa7113 | Evgeny Voevodin | #define EXYNOS4210_EXT_GIC_DIST_BASE_ADDR 0x10490000 |
65 | 0caa7113 | Evgeny Voevodin | |
66 | 0caa7113 | Evgeny Voevodin | /* Combiner */
|
67 | 0caa7113 | Evgeny Voevodin | #define EXYNOS4210_EXT_COMBINER_BASE_ADDR 0x10440000 |
68 | 0caa7113 | Evgeny Voevodin | #define EXYNOS4210_INT_COMBINER_BASE_ADDR 0x10448000 |
69 | 0caa7113 | Evgeny Voevodin | |
70 | df91b48f | Maksim Kozlov | /* PMU SFR base address */
|
71 | df91b48f | Maksim Kozlov | #define EXYNOS4210_PMU_BASE_ADDR 0x10020000 |
72 | df91b48f | Maksim Kozlov | |
73 | 30628cb1 | Mitsyanko Igor | /* Display controllers (FIMD) */
|
74 | 30628cb1 | Mitsyanko Igor | #define EXYNOS4210_FIMD0_BASE_ADDR 0x11C00000 |
75 | 30628cb1 | Mitsyanko Igor | |
76 | 358d615b | Liming Wang | /* EHCI */
|
77 | 358d615b | Liming Wang | #define EXYNOS4210_EHCI_BASE_ADDR 0x12580000 |
78 | 358d615b | Liming Wang | |
79 | 0caa7113 | Evgeny Voevodin | static uint8_t chipid_and_omr[] = { 0x11, 0x02, 0x21, 0x43, |
80 | 0caa7113 | Evgeny Voevodin | 0x09, 0x00, 0x00, 0x00 }; |
81 | 0caa7113 | Evgeny Voevodin | |
82 | 11a5e482 | Igor Mitsyanko | static uint64_t exynos4210_chipid_and_omr_read(void *opaque, hwaddr offset, |
83 | 11a5e482 | Igor Mitsyanko | unsigned size)
|
84 | 11a5e482 | Igor Mitsyanko | { |
85 | 11a5e482 | Igor Mitsyanko | assert(offset < sizeof(chipid_and_omr));
|
86 | 11a5e482 | Igor Mitsyanko | return chipid_and_omr[offset];
|
87 | 11a5e482 | Igor Mitsyanko | } |
88 | 11a5e482 | Igor Mitsyanko | |
89 | 11a5e482 | Igor Mitsyanko | static void exynos4210_chipid_and_omr_write(void *opaque, hwaddr offset, |
90 | 11a5e482 | Igor Mitsyanko | uint64_t value, unsigned size)
|
91 | 11a5e482 | Igor Mitsyanko | { |
92 | 11a5e482 | Igor Mitsyanko | return;
|
93 | 11a5e482 | Igor Mitsyanko | } |
94 | 11a5e482 | Igor Mitsyanko | |
95 | 11a5e482 | Igor Mitsyanko | static const MemoryRegionOps exynos4210_chipid_and_omr_ops = { |
96 | 11a5e482 | Igor Mitsyanko | .read = exynos4210_chipid_and_omr_read, |
97 | 11a5e482 | Igor Mitsyanko | .write = exynos4210_chipid_and_omr_write, |
98 | 11a5e482 | Igor Mitsyanko | .endianness = DEVICE_NATIVE_ENDIAN, |
99 | 11a5e482 | Igor Mitsyanko | .impl = { |
100 | 11a5e482 | Igor Mitsyanko | .max_access_size = 1,
|
101 | 11a5e482 | Igor Mitsyanko | } |
102 | 11a5e482 | Igor Mitsyanko | }; |
103 | 11a5e482 | Igor Mitsyanko | |
104 | 9543b0cd | Andreas Färber | void exynos4210_write_secondary(ARMCPU *cpu,
|
105 | 3f088e36 | Evgeny Voevodin | const struct arm_boot_info *info) |
106 | 3f088e36 | Evgeny Voevodin | { |
107 | 3f088e36 | Evgeny Voevodin | int n;
|
108 | 3f088e36 | Evgeny Voevodin | uint32_t smpboot[] = { |
109 | bf471f79 | Peter Maydell | 0xe59f3034, /* ldr r3, External gic_cpu_if */ |
110 | bf471f79 | Peter Maydell | 0xe59f2034, /* ldr r2, Internal gic_cpu_if */ |
111 | bf471f79 | Peter Maydell | 0xe59f0034, /* ldr r0, startaddr */ |
112 | 3f088e36 | Evgeny Voevodin | 0xe3a01001, /* mov r1, #1 */ |
113 | 3f088e36 | Evgeny Voevodin | 0xe5821000, /* str r1, [r2] */ |
114 | 3f088e36 | Evgeny Voevodin | 0xe5831000, /* str r1, [r3] */ |
115 | bf471f79 | Peter Maydell | 0xe3a010ff, /* mov r1, #0xff */ |
116 | bf471f79 | Peter Maydell | 0xe5821004, /* str r1, [r2, #4] */ |
117 | bf471f79 | Peter Maydell | 0xe5831004, /* str r1, [r3, #4] */ |
118 | bf471f79 | Peter Maydell | 0xf57ff04f, /* dsb */ |
119 | 3f088e36 | Evgeny Voevodin | 0xe320f003, /* wfi */ |
120 | 3f088e36 | Evgeny Voevodin | 0xe5901000, /* ldr r1, [r0] */ |
121 | 3f088e36 | Evgeny Voevodin | 0xe1110001, /* tst r1, r1 */ |
122 | 3f088e36 | Evgeny Voevodin | 0x0afffffb, /* beq <wfi> */ |
123 | 3f088e36 | Evgeny Voevodin | 0xe12fff11, /* bx r1 */ |
124 | 3f088e36 | Evgeny Voevodin | EXYNOS4210_EXT_GIC_CPU_BASE_ADDR, |
125 | 3f088e36 | Evgeny Voevodin | 0, /* gic_cpu_if: base address of Internal GIC CPU interface */ |
126 | 3f088e36 | Evgeny Voevodin | 0 /* bootreg: Boot register address is held here */ |
127 | 3f088e36 | Evgeny Voevodin | }; |
128 | 3f088e36 | Evgeny Voevodin | smpboot[ARRAY_SIZE(smpboot) - 1] = info->smp_bootreg_addr;
|
129 | 3f088e36 | Evgeny Voevodin | smpboot[ARRAY_SIZE(smpboot) - 2] = info->gic_cpu_if_addr;
|
130 | 3f088e36 | Evgeny Voevodin | for (n = 0; n < ARRAY_SIZE(smpboot); n++) { |
131 | 3f088e36 | Evgeny Voevodin | smpboot[n] = tswap32(smpboot[n]); |
132 | 3f088e36 | Evgeny Voevodin | } |
133 | 3f088e36 | Evgeny Voevodin | rom_add_blob_fixed("smpboot", smpboot, sizeof(smpboot), |
134 | 3f088e36 | Evgeny Voevodin | info->smp_loader_start); |
135 | 3f088e36 | Evgeny Voevodin | } |
136 | 3f088e36 | Evgeny Voevodin | |
137 | 0caa7113 | Evgeny Voevodin | Exynos4210State *exynos4210_init(MemoryRegion *system_mem, |
138 | 0caa7113 | Evgeny Voevodin | unsigned long ram_size) |
139 | 0caa7113 | Evgeny Voevodin | { |
140 | 61558e7a | Evgeny Voevodin | qemu_irq cpu_irq[EXYNOS4210_NCPUS]; |
141 | 61558e7a | Evgeny Voevodin | int i, n;
|
142 | 0caa7113 | Evgeny Voevodin | Exynos4210State *s = g_new(Exynos4210State, 1);
|
143 | 0caa7113 | Evgeny Voevodin | qemu_irq *irqp; |
144 | 61558e7a | Evgeny Voevodin | qemu_irq gate_irq[EXYNOS4210_NCPUS][EXYNOS4210_IRQ_GATE_NINPUTS]; |
145 | 0caa7113 | Evgeny Voevodin | unsigned long mem_size; |
146 | 0caa7113 | Evgeny Voevodin | DeviceState *dev; |
147 | 0caa7113 | Evgeny Voevodin | SysBusDevice *busdev; |
148 | 0caa7113 | Evgeny Voevodin | |
149 | 0caa7113 | Evgeny Voevodin | for (n = 0; n < EXYNOS4210_NCPUS; n++) { |
150 | ef6cbcc5 | Andreas Färber | s->cpu[n] = cpu_arm_init("cortex-a9");
|
151 | ef6cbcc5 | Andreas Färber | if (!s->cpu[n]) {
|
152 | 0caa7113 | Evgeny Voevodin | fprintf(stderr, "Unable to find CPU %d definition\n", n);
|
153 | 0caa7113 | Evgeny Voevodin | exit(1);
|
154 | 0caa7113 | Evgeny Voevodin | } |
155 | 4bd74661 | Andreas Färber | |
156 | 0caa7113 | Evgeny Voevodin | /* Create PIC controller for each processor instance */
|
157 | 4bd74661 | Andreas Färber | irqp = arm_pic_init_cpu(s->cpu[n]); |
158 | 0caa7113 | Evgeny Voevodin | |
159 | 0caa7113 | Evgeny Voevodin | /*
|
160 | 0caa7113 | Evgeny Voevodin | * Get GICs gpio_in cpu_irq to connect a combiner to them later.
|
161 | 0caa7113 | Evgeny Voevodin | * Use only IRQ for a while.
|
162 | 0caa7113 | Evgeny Voevodin | */
|
163 | 0caa7113 | Evgeny Voevodin | cpu_irq[n] = irqp[ARM_PIC_CPU_IRQ]; |
164 | 0caa7113 | Evgeny Voevodin | } |
165 | 0caa7113 | Evgeny Voevodin | |
166 | 0caa7113 | Evgeny Voevodin | /*** IRQs ***/
|
167 | 0caa7113 | Evgeny Voevodin | |
168 | 0caa7113 | Evgeny Voevodin | s->irq_table = exynos4210_init_irq(&s->irqs); |
169 | 0caa7113 | Evgeny Voevodin | |
170 | 0caa7113 | Evgeny Voevodin | /* IRQ Gate */
|
171 | 61558e7a | Evgeny Voevodin | for (i = 0; i < EXYNOS4210_NCPUS; i++) { |
172 | 61558e7a | Evgeny Voevodin | dev = qdev_create(NULL, "exynos4210.irq_gate"); |
173 | 61558e7a | Evgeny Voevodin | qdev_prop_set_uint32(dev, "n_in", EXYNOS4210_IRQ_GATE_NINPUTS);
|
174 | 61558e7a | Evgeny Voevodin | qdev_init_nofail(dev); |
175 | 61558e7a | Evgeny Voevodin | /* Get IRQ Gate input in gate_irq */
|
176 | 61558e7a | Evgeny Voevodin | for (n = 0; n < EXYNOS4210_IRQ_GATE_NINPUTS; n++) { |
177 | 61558e7a | Evgeny Voevodin | gate_irq[i][n] = qdev_get_gpio_in(dev, n); |
178 | 61558e7a | Evgeny Voevodin | } |
179 | 1356b98d | Andreas Färber | busdev = SYS_BUS_DEVICE(dev); |
180 | 61558e7a | Evgeny Voevodin | |
181 | 61558e7a | Evgeny Voevodin | /* Connect IRQ Gate output to cpu_irq */
|
182 | 61558e7a | Evgeny Voevodin | sysbus_connect_irq(busdev, 0, cpu_irq[i]);
|
183 | 0caa7113 | Evgeny Voevodin | } |
184 | 0caa7113 | Evgeny Voevodin | |
185 | 0caa7113 | Evgeny Voevodin | /* Private memory region and Internal GIC */
|
186 | 0caa7113 | Evgeny Voevodin | dev = qdev_create(NULL, "a9mpcore_priv"); |
187 | 0caa7113 | Evgeny Voevodin | qdev_prop_set_uint32(dev, "num-cpu", EXYNOS4210_NCPUS);
|
188 | 0caa7113 | Evgeny Voevodin | qdev_init_nofail(dev); |
189 | 1356b98d | Andreas Färber | busdev = SYS_BUS_DEVICE(dev); |
190 | 0caa7113 | Evgeny Voevodin | sysbus_mmio_map(busdev, 0, EXYNOS4210_SMP_PRIVATE_BASE_ADDR);
|
191 | 0caa7113 | Evgeny Voevodin | for (n = 0; n < EXYNOS4210_NCPUS; n++) { |
192 | 61558e7a | Evgeny Voevodin | sysbus_connect_irq(busdev, n, gate_irq[n][0]);
|
193 | 0caa7113 | Evgeny Voevodin | } |
194 | 0caa7113 | Evgeny Voevodin | for (n = 0; n < EXYNOS4210_INT_GIC_NIRQ; n++) { |
195 | 0caa7113 | Evgeny Voevodin | s->irqs.int_gic_irq[n] = qdev_get_gpio_in(dev, n); |
196 | 0caa7113 | Evgeny Voevodin | } |
197 | 0caa7113 | Evgeny Voevodin | |
198 | 0caa7113 | Evgeny Voevodin | /* Cache controller */
|
199 | 0caa7113 | Evgeny Voevodin | sysbus_create_simple("l2x0", EXYNOS4210_L2X0_BASE_ADDR, NULL); |
200 | 0caa7113 | Evgeny Voevodin | |
201 | 0caa7113 | Evgeny Voevodin | /* External GIC */
|
202 | 0caa7113 | Evgeny Voevodin | dev = qdev_create(NULL, "exynos4210.gic"); |
203 | 0caa7113 | Evgeny Voevodin | qdev_prop_set_uint32(dev, "num-cpu", EXYNOS4210_NCPUS);
|
204 | 0caa7113 | Evgeny Voevodin | qdev_init_nofail(dev); |
205 | 1356b98d | Andreas Färber | busdev = SYS_BUS_DEVICE(dev); |
206 | 0caa7113 | Evgeny Voevodin | /* Map CPU interface */
|
207 | 0caa7113 | Evgeny Voevodin | sysbus_mmio_map(busdev, 0, EXYNOS4210_EXT_GIC_CPU_BASE_ADDR);
|
208 | 0caa7113 | Evgeny Voevodin | /* Map Distributer interface */
|
209 | 0caa7113 | Evgeny Voevodin | sysbus_mmio_map(busdev, 1, EXYNOS4210_EXT_GIC_DIST_BASE_ADDR);
|
210 | 0caa7113 | Evgeny Voevodin | for (n = 0; n < EXYNOS4210_NCPUS; n++) { |
211 | 61558e7a | Evgeny Voevodin | sysbus_connect_irq(busdev, n, gate_irq[n][1]);
|
212 | 0caa7113 | Evgeny Voevodin | } |
213 | 0caa7113 | Evgeny Voevodin | for (n = 0; n < EXYNOS4210_EXT_GIC_NIRQ; n++) { |
214 | 0caa7113 | Evgeny Voevodin | s->irqs.ext_gic_irq[n] = qdev_get_gpio_in(dev, n); |
215 | 0caa7113 | Evgeny Voevodin | } |
216 | 0caa7113 | Evgeny Voevodin | |
217 | 0caa7113 | Evgeny Voevodin | /* Internal Interrupt Combiner */
|
218 | 0caa7113 | Evgeny Voevodin | dev = qdev_create(NULL, "exynos4210.combiner"); |
219 | 0caa7113 | Evgeny Voevodin | qdev_init_nofail(dev); |
220 | 1356b98d | Andreas Färber | busdev = SYS_BUS_DEVICE(dev); |
221 | 0caa7113 | Evgeny Voevodin | for (n = 0; n < EXYNOS4210_MAX_INT_COMBINER_OUT_IRQ; n++) { |
222 | 0caa7113 | Evgeny Voevodin | sysbus_connect_irq(busdev, n, s->irqs.int_gic_irq[n]); |
223 | 0caa7113 | Evgeny Voevodin | } |
224 | 0caa7113 | Evgeny Voevodin | exynos4210_combiner_get_gpioin(&s->irqs, dev, 0);
|
225 | 0caa7113 | Evgeny Voevodin | sysbus_mmio_map(busdev, 0, EXYNOS4210_INT_COMBINER_BASE_ADDR);
|
226 | 0caa7113 | Evgeny Voevodin | |
227 | 0caa7113 | Evgeny Voevodin | /* External Interrupt Combiner */
|
228 | 0caa7113 | Evgeny Voevodin | dev = qdev_create(NULL, "exynos4210.combiner"); |
229 | 0caa7113 | Evgeny Voevodin | qdev_prop_set_uint32(dev, "external", 1); |
230 | 0caa7113 | Evgeny Voevodin | qdev_init_nofail(dev); |
231 | 1356b98d | Andreas Färber | busdev = SYS_BUS_DEVICE(dev); |
232 | 0caa7113 | Evgeny Voevodin | for (n = 0; n < EXYNOS4210_MAX_INT_COMBINER_OUT_IRQ; n++) { |
233 | 0caa7113 | Evgeny Voevodin | sysbus_connect_irq(busdev, n, s->irqs.ext_gic_irq[n]); |
234 | 0caa7113 | Evgeny Voevodin | } |
235 | 0caa7113 | Evgeny Voevodin | exynos4210_combiner_get_gpioin(&s->irqs, dev, 1);
|
236 | 0caa7113 | Evgeny Voevodin | sysbus_mmio_map(busdev, 0, EXYNOS4210_EXT_COMBINER_BASE_ADDR);
|
237 | 0caa7113 | Evgeny Voevodin | |
238 | 0caa7113 | Evgeny Voevodin | /* Initialize board IRQs. */
|
239 | 0caa7113 | Evgeny Voevodin | exynos4210_init_board_irqs(&s->irqs); |
240 | 0caa7113 | Evgeny Voevodin | |
241 | 0caa7113 | Evgeny Voevodin | /*** Memory ***/
|
242 | 0caa7113 | Evgeny Voevodin | |
243 | 0caa7113 | Evgeny Voevodin | /* Chip-ID and OMR */
|
244 | 2c9b15ca | Paolo Bonzini | memory_region_init_io(&s->chipid_mem, NULL, &exynos4210_chipid_and_omr_ops,
|
245 | 11a5e482 | Igor Mitsyanko | NULL, "exynos4210.chipid", sizeof(chipid_and_omr)); |
246 | 0caa7113 | Evgeny Voevodin | memory_region_add_subregion(system_mem, EXYNOS4210_CHIPID_ADDR, |
247 | 0caa7113 | Evgeny Voevodin | &s->chipid_mem); |
248 | 0caa7113 | Evgeny Voevodin | |
249 | 0caa7113 | Evgeny Voevodin | /* Internal ROM */
|
250 | 2c9b15ca | Paolo Bonzini | memory_region_init_ram(&s->irom_mem, NULL, "exynos4210.irom", |
251 | 0caa7113 | Evgeny Voevodin | EXYNOS4210_IROM_SIZE); |
252 | 6539ed21 | Igor Mitsyanko | vmstate_register_ram_global(&s->irom_mem); |
253 | 0caa7113 | Evgeny Voevodin | memory_region_set_readonly(&s->irom_mem, true);
|
254 | 0caa7113 | Evgeny Voevodin | memory_region_add_subregion(system_mem, EXYNOS4210_IROM_BASE_ADDR, |
255 | 0caa7113 | Evgeny Voevodin | &s->irom_mem); |
256 | 0caa7113 | Evgeny Voevodin | /* mirror of iROM */
|
257 | 2c9b15ca | Paolo Bonzini | memory_region_init_alias(&s->irom_alias_mem, NULL, "exynos4210.irom_alias", |
258 | 0caa7113 | Evgeny Voevodin | &s->irom_mem, |
259 | 7892df06 | Evgeny Voevodin | 0,
|
260 | 0caa7113 | Evgeny Voevodin | EXYNOS4210_IROM_SIZE); |
261 | 0caa7113 | Evgeny Voevodin | memory_region_set_readonly(&s->irom_alias_mem, true);
|
262 | 0caa7113 | Evgeny Voevodin | memory_region_add_subregion(system_mem, EXYNOS4210_IROM_MIRROR_BASE_ADDR, |
263 | 0caa7113 | Evgeny Voevodin | &s->irom_alias_mem); |
264 | 0caa7113 | Evgeny Voevodin | |
265 | 0caa7113 | Evgeny Voevodin | /* Internal RAM */
|
266 | 2c9b15ca | Paolo Bonzini | memory_region_init_ram(&s->iram_mem, NULL, "exynos4210.iram", |
267 | 0caa7113 | Evgeny Voevodin | EXYNOS4210_IRAM_SIZE); |
268 | 0caa7113 | Evgeny Voevodin | vmstate_register_ram_global(&s->iram_mem); |
269 | 0caa7113 | Evgeny Voevodin | memory_region_add_subregion(system_mem, EXYNOS4210_IRAM_BASE_ADDR, |
270 | 0caa7113 | Evgeny Voevodin | &s->iram_mem); |
271 | 0caa7113 | Evgeny Voevodin | |
272 | 0caa7113 | Evgeny Voevodin | /* DRAM */
|
273 | 0caa7113 | Evgeny Voevodin | mem_size = ram_size; |
274 | 0caa7113 | Evgeny Voevodin | if (mem_size > EXYNOS4210_DRAM_MAX_SIZE) {
|
275 | 2c9b15ca | Paolo Bonzini | memory_region_init_ram(&s->dram1_mem, NULL, "exynos4210.dram1", |
276 | 0caa7113 | Evgeny Voevodin | mem_size - EXYNOS4210_DRAM_MAX_SIZE); |
277 | 0caa7113 | Evgeny Voevodin | vmstate_register_ram_global(&s->dram1_mem); |
278 | 0caa7113 | Evgeny Voevodin | memory_region_add_subregion(system_mem, EXYNOS4210_DRAM1_BASE_ADDR, |
279 | 0caa7113 | Evgeny Voevodin | &s->dram1_mem); |
280 | 0caa7113 | Evgeny Voevodin | mem_size = EXYNOS4210_DRAM_MAX_SIZE; |
281 | 0caa7113 | Evgeny Voevodin | } |
282 | 2c9b15ca | Paolo Bonzini | memory_region_init_ram(&s->dram0_mem, NULL, "exynos4210.dram0", mem_size); |
283 | 0caa7113 | Evgeny Voevodin | vmstate_register_ram_global(&s->dram0_mem); |
284 | 0caa7113 | Evgeny Voevodin | memory_region_add_subregion(system_mem, EXYNOS4210_DRAM0_BASE_ADDR, |
285 | 0caa7113 | Evgeny Voevodin | &s->dram0_mem); |
286 | 0caa7113 | Evgeny Voevodin | |
287 | df91b48f | Maksim Kozlov | /* PMU.
|
288 | df91b48f | Maksim Kozlov | * The only reason of existence at the moment is that secondary CPU boot
|
289 | df91b48f | Maksim Kozlov | * loader uses PMU INFORM5 register as a holding pen.
|
290 | df91b48f | Maksim Kozlov | */
|
291 | df91b48f | Maksim Kozlov | sysbus_create_simple("exynos4210.pmu", EXYNOS4210_PMU_BASE_ADDR, NULL); |
292 | df91b48f | Maksim Kozlov | |
293 | 62db8bf3 | Evgeny Voevodin | /* PWM */
|
294 | 62db8bf3 | Evgeny Voevodin | sysbus_create_varargs("exynos4210.pwm", EXYNOS4210_PWM_BASE_ADDR,
|
295 | 62db8bf3 | Evgeny Voevodin | s->irq_table[exynos4210_get_irq(22, 0)], |
296 | 62db8bf3 | Evgeny Voevodin | s->irq_table[exynos4210_get_irq(22, 1)], |
297 | 62db8bf3 | Evgeny Voevodin | s->irq_table[exynos4210_get_irq(22, 2)], |
298 | 62db8bf3 | Evgeny Voevodin | s->irq_table[exynos4210_get_irq(22, 3)], |
299 | 62db8bf3 | Evgeny Voevodin | s->irq_table[exynos4210_get_irq(22, 4)], |
300 | 62db8bf3 | Evgeny Voevodin | NULL);
|
301 | 7bdf43a7 | Oleg Ogurtsov | /* RTC */
|
302 | 7bdf43a7 | Oleg Ogurtsov | sysbus_create_varargs("exynos4210.rtc", EXYNOS4210_RTC_BASE_ADDR,
|
303 | 7bdf43a7 | Oleg Ogurtsov | s->irq_table[exynos4210_get_irq(23, 0)], |
304 | 7bdf43a7 | Oleg Ogurtsov | s->irq_table[exynos4210_get_irq(23, 1)], |
305 | 7bdf43a7 | Oleg Ogurtsov | NULL);
|
306 | 62db8bf3 | Evgeny Voevodin | |
307 | 12c775db | Evgeny Voevodin | /* Multi Core Timer */
|
308 | 12c775db | Evgeny Voevodin | dev = qdev_create(NULL, "exynos4210.mct"); |
309 | 12c775db | Evgeny Voevodin | qdev_init_nofail(dev); |
310 | 1356b98d | Andreas Färber | busdev = SYS_BUS_DEVICE(dev); |
311 | 12c775db | Evgeny Voevodin | for (n = 0; n < 4; n++) { |
312 | 12c775db | Evgeny Voevodin | /* Connect global timer interrupts to Combiner gpio_in */
|
313 | 12c775db | Evgeny Voevodin | sysbus_connect_irq(busdev, n, |
314 | 12c775db | Evgeny Voevodin | s->irq_table[exynos4210_get_irq(1, 4 + n)]); |
315 | 12c775db | Evgeny Voevodin | } |
316 | 12c775db | Evgeny Voevodin | /* Connect local timer interrupts to Combiner gpio_in */
|
317 | 12c775db | Evgeny Voevodin | sysbus_connect_irq(busdev, 4,
|
318 | 12c775db | Evgeny Voevodin | s->irq_table[exynos4210_get_irq(51, 0)]); |
319 | 12c775db | Evgeny Voevodin | sysbus_connect_irq(busdev, 5,
|
320 | 12c775db | Evgeny Voevodin | s->irq_table[exynos4210_get_irq(35, 3)]); |
321 | 12c775db | Evgeny Voevodin | sysbus_mmio_map(busdev, 0, EXYNOS4210_MCT_BASE_ADDR);
|
322 | 12c775db | Evgeny Voevodin | |
323 | ffbbe7d0 | Mitsyanko Igor | /*** I2C ***/
|
324 | ffbbe7d0 | Mitsyanko Igor | for (n = 0; n < EXYNOS4210_I2C_NUMBER; n++) { |
325 | ffbbe7d0 | Mitsyanko Igor | uint32_t addr = EXYNOS4210_I2C_BASE_ADDR + EXYNOS4210_I2C_SHIFT * n; |
326 | ffbbe7d0 | Mitsyanko Igor | qemu_irq i2c_irq; |
327 | ffbbe7d0 | Mitsyanko Igor | |
328 | ffbbe7d0 | Mitsyanko Igor | if (n < 8) { |
329 | ffbbe7d0 | Mitsyanko Igor | i2c_irq = s->irq_table[exynos4210_get_irq(EXYNOS4210_I2C_INTG, n)]; |
330 | ffbbe7d0 | Mitsyanko Igor | } else {
|
331 | ffbbe7d0 | Mitsyanko Igor | i2c_irq = s->irq_table[exynos4210_get_irq(EXYNOS4210_HDMI_INTG, 1)];
|
332 | ffbbe7d0 | Mitsyanko Igor | } |
333 | ffbbe7d0 | Mitsyanko Igor | |
334 | ffbbe7d0 | Mitsyanko Igor | dev = qdev_create(NULL, "exynos4210.i2c"); |
335 | ffbbe7d0 | Mitsyanko Igor | qdev_init_nofail(dev); |
336 | 1356b98d | Andreas Färber | busdev = SYS_BUS_DEVICE(dev); |
337 | ffbbe7d0 | Mitsyanko Igor | sysbus_connect_irq(busdev, 0, i2c_irq);
|
338 | ffbbe7d0 | Mitsyanko Igor | sysbus_mmio_map(busdev, 0, addr);
|
339 | ffbbe7d0 | Mitsyanko Igor | s->i2c_if[n] = (i2c_bus *)qdev_get_child_bus(dev, "i2c");
|
340 | ffbbe7d0 | Mitsyanko Igor | } |
341 | ffbbe7d0 | Mitsyanko Igor | |
342 | ffbbe7d0 | Mitsyanko Igor | |
343 | e5a4914e | Maksim Kozlov | /*** UARTs ***/
|
344 | e5a4914e | Maksim Kozlov | exynos4210_uart_create(EXYNOS4210_UART0_BASE_ADDR, |
345 | e5a4914e | Maksim Kozlov | EXYNOS4210_UART0_FIFO_SIZE, 0, NULL, |
346 | e5a4914e | Maksim Kozlov | s->irq_table[exynos4210_get_irq(EXYNOS4210_UART_INT_GRP, 0)]);
|
347 | e5a4914e | Maksim Kozlov | |
348 | e5a4914e | Maksim Kozlov | exynos4210_uart_create(EXYNOS4210_UART1_BASE_ADDR, |
349 | e5a4914e | Maksim Kozlov | EXYNOS4210_UART1_FIFO_SIZE, 1, NULL, |
350 | e5a4914e | Maksim Kozlov | s->irq_table[exynos4210_get_irq(EXYNOS4210_UART_INT_GRP, 1)]);
|
351 | e5a4914e | Maksim Kozlov | |
352 | e5a4914e | Maksim Kozlov | exynos4210_uart_create(EXYNOS4210_UART2_BASE_ADDR, |
353 | e5a4914e | Maksim Kozlov | EXYNOS4210_UART2_FIFO_SIZE, 2, NULL, |
354 | e5a4914e | Maksim Kozlov | s->irq_table[exynos4210_get_irq(EXYNOS4210_UART_INT_GRP, 2)]);
|
355 | e5a4914e | Maksim Kozlov | |
356 | e5a4914e | Maksim Kozlov | exynos4210_uart_create(EXYNOS4210_UART3_BASE_ADDR, |
357 | e5a4914e | Maksim Kozlov | EXYNOS4210_UART3_FIFO_SIZE, 3, NULL, |
358 | e5a4914e | Maksim Kozlov | s->irq_table[exynos4210_get_irq(EXYNOS4210_UART_INT_GRP, 3)]);
|
359 | e5a4914e | Maksim Kozlov | |
360 | 30628cb1 | Mitsyanko Igor | /*** Display controller (FIMD) ***/
|
361 | 30628cb1 | Mitsyanko Igor | sysbus_create_varargs("exynos4210.fimd", EXYNOS4210_FIMD0_BASE_ADDR,
|
362 | 30628cb1 | Mitsyanko Igor | s->irq_table[exynos4210_get_irq(11, 0)], |
363 | 30628cb1 | Mitsyanko Igor | s->irq_table[exynos4210_get_irq(11, 1)], |
364 | 30628cb1 | Mitsyanko Igor | s->irq_table[exynos4210_get_irq(11, 2)], |
365 | 30628cb1 | Mitsyanko Igor | NULL);
|
366 | 30628cb1 | Mitsyanko Igor | |
367 | 358d615b | Liming Wang | sysbus_create_simple(TYPE_EXYNOS4210_EHCI, EXYNOS4210_EHCI_BASE_ADDR, |
368 | 358d615b | Liming Wang | s->irq_table[exynos4210_get_irq(28, 3)]); |
369 | 358d615b | Liming Wang | |
370 | 0caa7113 | Evgeny Voevodin | return s;
|
371 | 0caa7113 | Evgeny Voevodin | } |