root / target-sparc / cpu.h @ 2e70f6ef
History | View | Annotate | Download (12.9 kB)
1 |
#ifndef CPU_SPARC_H
|
---|---|
2 |
#define CPU_SPARC_H
|
3 |
|
4 |
#include "config.h" |
5 |
|
6 |
#if !defined(TARGET_SPARC64)
|
7 |
#define TARGET_LONG_BITS 32 |
8 |
#define TARGET_FPREGS 32 |
9 |
#define TARGET_PAGE_BITS 12 /* 4k */ |
10 |
#else
|
11 |
#define TARGET_LONG_BITS 64 |
12 |
#define TARGET_FPREGS 64 |
13 |
#define TARGET_PAGE_BITS 13 /* 8k */ |
14 |
#endif
|
15 |
|
16 |
#define TARGET_PHYS_ADDR_BITS 64 |
17 |
|
18 |
#include "cpu-defs.h" |
19 |
|
20 |
#include "softfloat.h" |
21 |
|
22 |
#define TARGET_HAS_ICE 1 |
23 |
|
24 |
#if !defined(TARGET_SPARC64)
|
25 |
#define ELF_MACHINE EM_SPARC
|
26 |
#else
|
27 |
#define ELF_MACHINE EM_SPARCV9
|
28 |
#endif
|
29 |
|
30 |
/*#define EXCP_INTERRUPT 0x100*/
|
31 |
|
32 |
/* trap definitions */
|
33 |
#ifndef TARGET_SPARC64
|
34 |
#define TT_TFAULT 0x01 |
35 |
#define TT_ILL_INSN 0x02 |
36 |
#define TT_PRIV_INSN 0x03 |
37 |
#define TT_NFPU_INSN 0x04 |
38 |
#define TT_WIN_OVF 0x05 |
39 |
#define TT_WIN_UNF 0x06 |
40 |
#define TT_UNALIGNED 0x07 |
41 |
#define TT_FP_EXCP 0x08 |
42 |
#define TT_DFAULT 0x09 |
43 |
#define TT_TOVF 0x0a |
44 |
#define TT_EXTINT 0x10 |
45 |
#define TT_CODE_ACCESS 0x21 |
46 |
#define TT_UNIMP_FLUSH 0x25 |
47 |
#define TT_DATA_ACCESS 0x29 |
48 |
#define TT_DIV_ZERO 0x2a |
49 |
#define TT_NCP_INSN 0x24 |
50 |
#define TT_TRAP 0x80 |
51 |
#else
|
52 |
#define TT_TFAULT 0x08 |
53 |
#define TT_TMISS 0x09 |
54 |
#define TT_CODE_ACCESS 0x0a |
55 |
#define TT_ILL_INSN 0x10 |
56 |
#define TT_UNIMP_FLUSH TT_ILL_INSN
|
57 |
#define TT_PRIV_INSN 0x11 |
58 |
#define TT_NFPU_INSN 0x20 |
59 |
#define TT_FP_EXCP 0x21 |
60 |
#define TT_TOVF 0x23 |
61 |
#define TT_CLRWIN 0x24 |
62 |
#define TT_DIV_ZERO 0x28 |
63 |
#define TT_DFAULT 0x30 |
64 |
#define TT_DMISS 0x31 |
65 |
#define TT_DATA_ACCESS 0x32 |
66 |
#define TT_DPROT 0x33 |
67 |
#define TT_UNALIGNED 0x34 |
68 |
#define TT_PRIV_ACT 0x37 |
69 |
#define TT_EXTINT 0x40 |
70 |
#define TT_SPILL 0x80 |
71 |
#define TT_FILL 0xc0 |
72 |
#define TT_WOTHER 0x10 |
73 |
#define TT_TRAP 0x100 |
74 |
#endif
|
75 |
|
76 |
#define PSR_NEG_SHIFT 23 |
77 |
#define PSR_NEG (1 << PSR_NEG_SHIFT) |
78 |
#define PSR_ZERO_SHIFT 22 |
79 |
#define PSR_ZERO (1 << PSR_ZERO_SHIFT) |
80 |
#define PSR_OVF_SHIFT 21 |
81 |
#define PSR_OVF (1 << PSR_OVF_SHIFT) |
82 |
#define PSR_CARRY_SHIFT 20 |
83 |
#define PSR_CARRY (1 << PSR_CARRY_SHIFT) |
84 |
#define PSR_ICC (PSR_NEG|PSR_ZERO|PSR_OVF|PSR_CARRY)
|
85 |
#define PSR_EF (1<<12) |
86 |
#define PSR_PIL 0xf00 |
87 |
#define PSR_S (1<<7) |
88 |
#define PSR_PS (1<<6) |
89 |
#define PSR_ET (1<<5) |
90 |
#define PSR_CWP 0x1f |
91 |
|
92 |
/* Trap base register */
|
93 |
#define TBR_BASE_MASK 0xfffff000 |
94 |
|
95 |
#if defined(TARGET_SPARC64)
|
96 |
#define PS_IG (1<<11) |
97 |
#define PS_MG (1<<10) |
98 |
#define PS_RMO (1<<7) |
99 |
#define PS_RED (1<<5) |
100 |
#define PS_PEF (1<<4) |
101 |
#define PS_AM (1<<3) |
102 |
#define PS_PRIV (1<<2) |
103 |
#define PS_IE (1<<1) |
104 |
#define PS_AG (1<<0) |
105 |
|
106 |
#define FPRS_FEF (1<<2) |
107 |
|
108 |
#define HS_PRIV (1<<2) |
109 |
#endif
|
110 |
|
111 |
/* Fcc */
|
112 |
#define FSR_RD1 (1<<31) |
113 |
#define FSR_RD0 (1<<30) |
114 |
#define FSR_RD_MASK (FSR_RD1 | FSR_RD0)
|
115 |
#define FSR_RD_NEAREST 0 |
116 |
#define FSR_RD_ZERO FSR_RD0
|
117 |
#define FSR_RD_POS FSR_RD1
|
118 |
#define FSR_RD_NEG (FSR_RD1 | FSR_RD0)
|
119 |
|
120 |
#define FSR_NVM (1<<27) |
121 |
#define FSR_OFM (1<<26) |
122 |
#define FSR_UFM (1<<25) |
123 |
#define FSR_DZM (1<<24) |
124 |
#define FSR_NXM (1<<23) |
125 |
#define FSR_TEM_MASK (FSR_NVM | FSR_OFM | FSR_UFM | FSR_DZM | FSR_NXM)
|
126 |
|
127 |
#define FSR_NVA (1<<9) |
128 |
#define FSR_OFA (1<<8) |
129 |
#define FSR_UFA (1<<7) |
130 |
#define FSR_DZA (1<<6) |
131 |
#define FSR_NXA (1<<5) |
132 |
#define FSR_AEXC_MASK (FSR_NVA | FSR_OFA | FSR_UFA | FSR_DZA | FSR_NXA)
|
133 |
|
134 |
#define FSR_NVC (1<<4) |
135 |
#define FSR_OFC (1<<3) |
136 |
#define FSR_UFC (1<<2) |
137 |
#define FSR_DZC (1<<1) |
138 |
#define FSR_NXC (1<<0) |
139 |
#define FSR_CEXC_MASK (FSR_NVC | FSR_OFC | FSR_UFC | FSR_DZC | FSR_NXC)
|
140 |
|
141 |
#define FSR_FTT2 (1<<16) |
142 |
#define FSR_FTT1 (1<<15) |
143 |
#define FSR_FTT0 (1<<14) |
144 |
#define FSR_FTT_MASK (FSR_FTT2 | FSR_FTT1 | FSR_FTT0)
|
145 |
#define FSR_FTT_IEEE_EXCP (1 << 14) |
146 |
#define FSR_FTT_UNIMPFPOP (3 << 14) |
147 |
#define FSR_FTT_SEQ_ERROR (4 << 14) |
148 |
#define FSR_FTT_INVAL_FPR (6 << 14) |
149 |
|
150 |
#define FSR_FCC1_SHIFT 11 |
151 |
#define FSR_FCC1 (1 << FSR_FCC1_SHIFT) |
152 |
#define FSR_FCC0_SHIFT 10 |
153 |
#define FSR_FCC0 (1 << FSR_FCC0_SHIFT) |
154 |
|
155 |
/* MMU */
|
156 |
#define MMU_E (1<<0) |
157 |
#define MMU_NF (1<<1) |
158 |
|
159 |
#define PTE_ENTRYTYPE_MASK 3 |
160 |
#define PTE_ACCESS_MASK 0x1c |
161 |
#define PTE_ACCESS_SHIFT 2 |
162 |
#define PTE_PPN_SHIFT 7 |
163 |
#define PTE_ADDR_MASK 0xffffff00 |
164 |
|
165 |
#define PG_ACCESSED_BIT 5 |
166 |
#define PG_MODIFIED_BIT 6 |
167 |
#define PG_CACHE_BIT 7 |
168 |
|
169 |
#define PG_ACCESSED_MASK (1 << PG_ACCESSED_BIT) |
170 |
#define PG_MODIFIED_MASK (1 << PG_MODIFIED_BIT) |
171 |
#define PG_CACHE_MASK (1 << PG_CACHE_BIT) |
172 |
|
173 |
/* 3 <= NWINDOWS <= 32. */
|
174 |
#define MIN_NWINDOWS 3 |
175 |
#define MAX_NWINDOWS 32 |
176 |
|
177 |
#if !defined(TARGET_SPARC64)
|
178 |
#define NB_MMU_MODES 2 |
179 |
#else
|
180 |
#define NB_MMU_MODES 3 |
181 |
typedef struct trap_state { |
182 |
uint64_t tpc; |
183 |
uint64_t tnpc; |
184 |
uint64_t tstate; |
185 |
uint32_t tt; |
186 |
} trap_state; |
187 |
#endif
|
188 |
|
189 |
typedef struct CPUSPARCState { |
190 |
target_ulong gregs[8]; /* general registers */ |
191 |
target_ulong *regwptr; /* pointer to current register window */
|
192 |
target_ulong pc; /* program counter */
|
193 |
target_ulong npc; /* next program counter */
|
194 |
target_ulong y; /* multiply/divide register */
|
195 |
|
196 |
/* emulator internal flags handling */
|
197 |
target_ulong cc_src, cc_src2; |
198 |
target_ulong cc_dst; |
199 |
|
200 |
target_ulong t0, t1; /* temporaries live across basic blocks */
|
201 |
target_ulong cond; /* conditional branch result (XXX: save it in a
|
202 |
temporary register when possible) */
|
203 |
|
204 |
uint32_t psr; /* processor state register */
|
205 |
target_ulong fsr; /* FPU state register */
|
206 |
float32 fpr[TARGET_FPREGS]; /* floating point registers */
|
207 |
uint32_t cwp; /* index of current register window (extracted
|
208 |
from PSR) */
|
209 |
uint32_t wim; /* window invalid mask */
|
210 |
target_ulong tbr; /* trap base register */
|
211 |
int psrs; /* supervisor mode (extracted from PSR) */ |
212 |
int psrps; /* previous supervisor mode */ |
213 |
int psret; /* enable traps */ |
214 |
uint32_t psrpil; /* interrupt blocking level */
|
215 |
uint32_t pil_in; /* incoming interrupt level bitmap */
|
216 |
int psref; /* enable fpu */ |
217 |
target_ulong version; |
218 |
int user_mode_only;
|
219 |
int interrupt_index;
|
220 |
int interrupt_request;
|
221 |
uint32_t mmu_bm; |
222 |
uint32_t mmu_ctpr_mask; |
223 |
uint32_t mmu_cxr_mask; |
224 |
uint32_t mmu_sfsr_mask; |
225 |
uint32_t mmu_trcr_mask; |
226 |
uint32_t nwindows; |
227 |
/* NOTE: we allow 8 more registers to handle wrapping */
|
228 |
target_ulong regbase[MAX_NWINDOWS * 16 + 8]; |
229 |
|
230 |
CPU_COMMON |
231 |
|
232 |
/* MMU regs */
|
233 |
#if defined(TARGET_SPARC64)
|
234 |
uint64_t lsu; |
235 |
#define DMMU_E 0x8 |
236 |
#define IMMU_E 0x4 |
237 |
uint64_t immuregs[16];
|
238 |
uint64_t dmmuregs[16];
|
239 |
uint64_t itlb_tag[64];
|
240 |
uint64_t itlb_tte[64];
|
241 |
uint64_t dtlb_tag[64];
|
242 |
uint64_t dtlb_tte[64];
|
243 |
#else
|
244 |
uint32_t mmuregs[32];
|
245 |
uint64_t mxccdata[4];
|
246 |
uint64_t mxccregs[8];
|
247 |
uint64_t prom_addr; |
248 |
#endif
|
249 |
/* temporary float registers */
|
250 |
float32 ft0, ft1; |
251 |
float64 dt0, dt1; |
252 |
float128 qt0, qt1; |
253 |
float_status fp_status; |
254 |
#if defined(TARGET_SPARC64)
|
255 |
#define MAXTL 4 |
256 |
trap_state *tsptr; |
257 |
trap_state ts[MAXTL]; |
258 |
uint32_t xcc; /* Extended integer condition codes */
|
259 |
uint32_t asi; |
260 |
uint32_t pstate; |
261 |
uint32_t tl; |
262 |
uint32_t cansave, canrestore, otherwin, wstate, cleanwin; |
263 |
uint64_t agregs[8]; /* alternate general registers */ |
264 |
uint64_t bgregs[8]; /* backup for normal global registers */ |
265 |
uint64_t igregs[8]; /* interrupt general registers */ |
266 |
uint64_t mgregs[8]; /* mmu general registers */ |
267 |
uint64_t fprs; |
268 |
uint64_t tick_cmpr, stick_cmpr; |
269 |
void *tick, *stick;
|
270 |
uint64_t gsr; |
271 |
uint32_t gl; // UA2005
|
272 |
/* UA 2005 hyperprivileged registers */
|
273 |
uint64_t hpstate, htstate[MAXTL], hintp, htba, hver, hstick_cmpr, ssr; |
274 |
void *hstick; // UA 2005 |
275 |
#endif
|
276 |
uint32_t features; |
277 |
} CPUSPARCState; |
278 |
|
279 |
#define CPU_FEATURE_FLOAT (1 << 0) |
280 |
#define CPU_FEATURE_FLOAT128 (1 << 1) |
281 |
#define CPU_FEATURE_SWAP (1 << 2) |
282 |
#define CPU_FEATURE_MUL (1 << 3) |
283 |
#define CPU_FEATURE_DIV (1 << 4) |
284 |
#define CPU_FEATURE_FLUSH (1 << 5) |
285 |
#define CPU_FEATURE_FSQRT (1 << 6) |
286 |
#define CPU_FEATURE_FMUL (1 << 7) |
287 |
#define CPU_FEATURE_VIS1 (1 << 8) |
288 |
#define CPU_FEATURE_VIS2 (1 << 9) |
289 |
#define CPU_FEATURE_FSMULD (1 << 10) |
290 |
#ifndef TARGET_SPARC64
|
291 |
#define CPU_DEFAULT_FEATURES (CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | \
|
292 |
CPU_FEATURE_MUL | CPU_FEATURE_DIV | \ |
293 |
CPU_FEATURE_FLUSH | CPU_FEATURE_FSQRT | \ |
294 |
CPU_FEATURE_FMUL | CPU_FEATURE_FSMULD) |
295 |
#else
|
296 |
#define CPU_DEFAULT_FEATURES (CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | \
|
297 |
CPU_FEATURE_MUL | CPU_FEATURE_DIV | \ |
298 |
CPU_FEATURE_FLUSH | CPU_FEATURE_FSQRT | \ |
299 |
CPU_FEATURE_FMUL | CPU_FEATURE_VIS1 | \ |
300 |
CPU_FEATURE_VIS2 | CPU_FEATURE_FSMULD) |
301 |
#endif
|
302 |
|
303 |
#if defined(TARGET_SPARC64)
|
304 |
#define GET_FSR32(env) (env->fsr & 0xcfc1ffff) |
305 |
#define PUT_FSR32(env, val) do { uint32_t _tmp = val; \ |
306 |
env->fsr = (_tmp & 0xcfc1c3ff) | (env->fsr & 0x3f00000000ULL); \ |
307 |
} while (0) |
308 |
#define GET_FSR64(env) (env->fsr & 0x3fcfc1ffffULL) |
309 |
#define PUT_FSR64(env, val) do { uint64_t _tmp = val; \ |
310 |
env->fsr = _tmp & 0x3fcfc1c3ffULL; \
|
311 |
} while (0) |
312 |
#else
|
313 |
#define GET_FSR32(env) (env->fsr)
|
314 |
#define PUT_FSR32(env, val) do { uint32_t _tmp = val; \ |
315 |
env->fsr = (_tmp & 0xcfc1dfff) | (env->fsr & 0x000e0000); \ |
316 |
} while (0) |
317 |
#endif
|
318 |
|
319 |
CPUSPARCState *cpu_sparc_init(const char *cpu_model); |
320 |
void gen_intermediate_code_init(CPUSPARCState *env);
|
321 |
int cpu_sparc_exec(CPUSPARCState *s);
|
322 |
void sparc_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, |
323 |
...)); |
324 |
void cpu_sparc_set_id(CPUSPARCState *env, unsigned int cpu); |
325 |
|
326 |
#define GET_PSR(env) (env->version | (env->psr & PSR_ICC) | \
|
327 |
(env->psref? PSR_EF : 0) | \
|
328 |
(env->psrpil << 8) | \
|
329 |
(env->psrs? PSR_S : 0) | \
|
330 |
(env->psrps? PSR_PS : 0) | \
|
331 |
(env->psret? PSR_ET : 0) | env->cwp)
|
332 |
|
333 |
#ifndef NO_CPU_IO_DEFS
|
334 |
void cpu_set_cwp(CPUSPARCState *env1, int new_cwp); |
335 |
|
336 |
static inline int cpu_cwp_inc(CPUSPARCState *env1, int cwp) |
337 |
{ |
338 |
if (unlikely(cwp >= env1->nwindows))
|
339 |
cwp -= env1->nwindows; |
340 |
return cwp;
|
341 |
} |
342 |
|
343 |
static inline int cpu_cwp_dec(CPUSPARCState *env1, int cwp) |
344 |
{ |
345 |
if (unlikely(cwp < 0)) |
346 |
cwp += env1->nwindows; |
347 |
return cwp;
|
348 |
} |
349 |
#endif
|
350 |
|
351 |
#define PUT_PSR(env, val) do { int _tmp = val; \ |
352 |
env->psr = _tmp & PSR_ICC; \ |
353 |
env->psref = (_tmp & PSR_EF)? 1 : 0; \ |
354 |
env->psrpil = (_tmp & PSR_PIL) >> 8; \
|
355 |
env->psrs = (_tmp & PSR_S)? 1 : 0; \ |
356 |
env->psrps = (_tmp & PSR_PS)? 1 : 0; \ |
357 |
env->psret = (_tmp & PSR_ET)? 1 : 0; \ |
358 |
cpu_set_cwp(env, _tmp & PSR_CWP); \ |
359 |
} while (0) |
360 |
|
361 |
#ifdef TARGET_SPARC64
|
362 |
#define GET_CCR(env) (((env->xcc >> 20) << 4) | ((env->psr & PSR_ICC) >> 20)) |
363 |
#define PUT_CCR(env, val) do { int _tmp = val; \ |
364 |
env->xcc = (_tmp >> 4) << 20; \ |
365 |
env->psr = (_tmp & 0xf) << 20; \ |
366 |
} while (0) |
367 |
#define GET_CWP64(env) (env->nwindows - 1 - (env)->cwp) |
368 |
|
369 |
#ifndef NO_CPU_IO_DEFS
|
370 |
static inline void PUT_CWP64(CPUSPARCState *env1, int cwp) |
371 |
{ |
372 |
if (unlikely(cwp >= env1->nwindows || cwp < 0)) |
373 |
cwp = 0;
|
374 |
cpu_set_cwp(env1, env1->nwindows - 1 - cwp);
|
375 |
} |
376 |
#endif
|
377 |
#endif
|
378 |
|
379 |
int cpu_sparc_signal_handler(int host_signum, void *pinfo, void *puc); |
380 |
void do_unassigned_access(target_phys_addr_t addr, int is_write, int is_exec, |
381 |
int is_asi);
|
382 |
void cpu_check_irqs(CPUSPARCState *env);
|
383 |
|
384 |
#define CPUState CPUSPARCState
|
385 |
#define cpu_init cpu_sparc_init
|
386 |
#define cpu_exec cpu_sparc_exec
|
387 |
#define cpu_gen_code cpu_sparc_gen_code
|
388 |
#define cpu_signal_handler cpu_sparc_signal_handler
|
389 |
#define cpu_list sparc_cpu_list
|
390 |
|
391 |
/* MMU modes definitions */
|
392 |
#define MMU_MODE0_SUFFIX _user
|
393 |
#define MMU_MODE1_SUFFIX _kernel
|
394 |
#ifdef TARGET_SPARC64
|
395 |
#define MMU_MODE2_SUFFIX _hypv
|
396 |
#endif
|
397 |
#define MMU_USER_IDX 0 |
398 |
#define MMU_KERNEL_IDX 1 |
399 |
#define MMU_HYPV_IDX 2 |
400 |
|
401 |
static inline int cpu_mmu_index(CPUState *env1) |
402 |
{ |
403 |
#if defined(CONFIG_USER_ONLY)
|
404 |
return MMU_USER_IDX;
|
405 |
#elif !defined(TARGET_SPARC64)
|
406 |
return env1->psrs;
|
407 |
#else
|
408 |
if (!env1->psrs)
|
409 |
return MMU_USER_IDX;
|
410 |
else if ((env1->hpstate & HS_PRIV) == 0) |
411 |
return MMU_KERNEL_IDX;
|
412 |
else
|
413 |
return MMU_HYPV_IDX;
|
414 |
#endif
|
415 |
} |
416 |
|
417 |
static inline int cpu_fpu_enabled(CPUState *env1) |
418 |
{ |
419 |
#if defined(CONFIG_USER_ONLY)
|
420 |
return 1; |
421 |
#elif !defined(TARGET_SPARC64)
|
422 |
return env1->psref;
|
423 |
#else
|
424 |
return ((env1->pstate & PS_PEF) != 0) && ((env1->fprs & FPRS_FEF) != 0); |
425 |
#endif
|
426 |
} |
427 |
|
428 |
#if defined(CONFIG_USER_ONLY)
|
429 |
static inline void cpu_clone_regs(CPUState *env, target_ulong newsp) |
430 |
{ |
431 |
if (newsp)
|
432 |
env->regwptr[22] = newsp;
|
433 |
env->regwptr[0] = 0; |
434 |
/* FIXME: Do we also need to clear CF? */
|
435 |
/* XXXXX */
|
436 |
printf ("HELPME: %s:%d\n", __FILE__, __LINE__);
|
437 |
} |
438 |
#endif
|
439 |
|
440 |
#define CPU_PC_FROM_TB(env, tb) do { \ |
441 |
env->pc = tb->pc; \ |
442 |
env->npc = tb->cs_base; \ |
443 |
} while(0) |
444 |
|
445 |
#include "cpu-all.h" |
446 |
|
447 |
#endif
|