root / hw / fdc.c @ 2fee0088
History | View | Annotate | Download (65.3 kB)
| 1 |
/*
|
|---|---|
| 2 |
* QEMU Floppy disk emulator (Intel 82078)
|
| 3 |
*
|
| 4 |
* Copyright (c) 2003, 2007 Jocelyn Mayer
|
| 5 |
* Copyright (c) 2008 Hervé Poussineau
|
| 6 |
*
|
| 7 |
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
| 8 |
* of this software and associated documentation files (the "Software"), to deal
|
| 9 |
* in the Software without restriction, including without limitation the rights
|
| 10 |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
| 11 |
* copies of the Software, and to permit persons to whom the Software is
|
| 12 |
* furnished to do so, subject to the following conditions:
|
| 13 |
*
|
| 14 |
* The above copyright notice and this permission notice shall be included in
|
| 15 |
* all copies or substantial portions of the Software.
|
| 16 |
*
|
| 17 |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
| 18 |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
| 19 |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
| 20 |
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
| 21 |
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
| 22 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
| 23 |
* THE SOFTWARE.
|
| 24 |
*/
|
| 25 |
/*
|
| 26 |
* The controller is used in Sun4m systems in a slightly different
|
| 27 |
* way. There are changes in DOR register and DMA is not available.
|
| 28 |
*/
|
| 29 |
|
| 30 |
#include "hw.h" |
| 31 |
#include "fdc.h" |
| 32 |
#include "qemu-error.h" |
| 33 |
#include "qemu-timer.h" |
| 34 |
#include "isa.h" |
| 35 |
#include "sysbus.h" |
| 36 |
#include "qdev-addr.h" |
| 37 |
#include "blockdev.h" |
| 38 |
#include "sysemu.h" |
| 39 |
#include "qemu-log.h" |
| 40 |
|
| 41 |
/********************************************************/
|
| 42 |
/* debug Floppy devices */
|
| 43 |
//#define DEBUG_FLOPPY
|
| 44 |
|
| 45 |
#ifdef DEBUG_FLOPPY
|
| 46 |
#define FLOPPY_DPRINTF(fmt, ...) \
|
| 47 |
do { printf("FLOPPY: " fmt , ## __VA_ARGS__); } while (0) |
| 48 |
#else
|
| 49 |
#define FLOPPY_DPRINTF(fmt, ...)
|
| 50 |
#endif
|
| 51 |
|
| 52 |
/********************************************************/
|
| 53 |
/* Floppy drive emulation */
|
| 54 |
|
| 55 |
#define GET_CUR_DRV(fdctrl) ((fdctrl)->cur_drv)
|
| 56 |
#define SET_CUR_DRV(fdctrl, drive) ((fdctrl)->cur_drv = (drive))
|
| 57 |
|
| 58 |
/* Will always be a fixed parameter for us */
|
| 59 |
#define FD_SECTOR_LEN 512 |
| 60 |
#define FD_SECTOR_SC 2 /* Sector size code */ |
| 61 |
#define FD_RESET_SENSEI_COUNT 4 /* Number of sense interrupts on RESET */ |
| 62 |
|
| 63 |
typedef struct FDCtrl FDCtrl; |
| 64 |
|
| 65 |
/* Floppy disk drive emulation */
|
| 66 |
typedef enum FDiskFlags { |
| 67 |
FDISK_DBL_SIDES = 0x01,
|
| 68 |
} FDiskFlags; |
| 69 |
|
| 70 |
typedef struct FDrive { |
| 71 |
FDCtrl *fdctrl; |
| 72 |
BlockDriverState *bs; |
| 73 |
/* Drive status */
|
| 74 |
FDriveType drive; |
| 75 |
uint8_t perpendicular; /* 2.88 MB access mode */
|
| 76 |
/* Position */
|
| 77 |
uint8_t head; |
| 78 |
uint8_t track; |
| 79 |
uint8_t sect; |
| 80 |
/* Media */
|
| 81 |
FDiskFlags flags; |
| 82 |
uint8_t last_sect; /* Nb sector per track */
|
| 83 |
uint8_t max_track; /* Nb of tracks */
|
| 84 |
uint16_t bps; /* Bytes per sector */
|
| 85 |
uint8_t ro; /* Is read-only */
|
| 86 |
uint8_t media_changed; /* Is media changed */
|
| 87 |
uint8_t media_rate; /* Data rate of medium */
|
| 88 |
} FDrive; |
| 89 |
|
| 90 |
static void fd_init(FDrive *drv) |
| 91 |
{
|
| 92 |
/* Drive */
|
| 93 |
drv->drive = FDRIVE_DRV_NONE; |
| 94 |
drv->perpendicular = 0;
|
| 95 |
/* Disk */
|
| 96 |
drv->last_sect = 0;
|
| 97 |
drv->max_track = 0;
|
| 98 |
} |
| 99 |
|
| 100 |
#define NUM_SIDES(drv) ((drv)->flags & FDISK_DBL_SIDES ? 2 : 1) |
| 101 |
|
| 102 |
static int fd_sector_calc(uint8_t head, uint8_t track, uint8_t sect, |
| 103 |
uint8_t last_sect, uint8_t num_sides) |
| 104 |
{
|
| 105 |
return (((track * num_sides) + head) * last_sect) + sect - 1; |
| 106 |
} |
| 107 |
|
| 108 |
/* Returns current position, in sectors, for given drive */
|
| 109 |
static int fd_sector(FDrive *drv) |
| 110 |
{
|
| 111 |
return fd_sector_calc(drv->head, drv->track, drv->sect, drv->last_sect,
|
| 112 |
NUM_SIDES(drv)); |
| 113 |
} |
| 114 |
|
| 115 |
/* Seek to a new position:
|
| 116 |
* returns 0 if already on right track
|
| 117 |
* returns 1 if track changed
|
| 118 |
* returns 2 if track is invalid
|
| 119 |
* returns 3 if sector is invalid
|
| 120 |
* returns 4 if seek is disabled
|
| 121 |
*/
|
| 122 |
static int fd_seek(FDrive *drv, uint8_t head, uint8_t track, uint8_t sect, |
| 123 |
int enable_seek)
|
| 124 |
{
|
| 125 |
uint32_t sector; |
| 126 |
int ret;
|
| 127 |
|
| 128 |
if (track > drv->max_track ||
|
| 129 |
(head != 0 && (drv->flags & FDISK_DBL_SIDES) == 0)) { |
| 130 |
FLOPPY_DPRINTF("try to read %d %02x %02x (max=%d %d %02x %02x)\n",
|
| 131 |
head, track, sect, 1,
|
| 132 |
(drv->flags & FDISK_DBL_SIDES) == 0 ? 0 : 1, |
| 133 |
drv->max_track, drv->last_sect); |
| 134 |
return 2; |
| 135 |
} |
| 136 |
if (sect > drv->last_sect) {
|
| 137 |
FLOPPY_DPRINTF("try to read %d %02x %02x (max=%d %d %02x %02x)\n",
|
| 138 |
head, track, sect, 1,
|
| 139 |
(drv->flags & FDISK_DBL_SIDES) == 0 ? 0 : 1, |
| 140 |
drv->max_track, drv->last_sect); |
| 141 |
return 3; |
| 142 |
} |
| 143 |
sector = fd_sector_calc(head, track, sect, drv->last_sect, NUM_SIDES(drv)); |
| 144 |
ret = 0;
|
| 145 |
if (sector != fd_sector(drv)) {
|
| 146 |
#if 0
|
| 147 |
if (!enable_seek) {
|
| 148 |
FLOPPY_DPRINTF("error: no implicit seek %d %02x %02x"
|
| 149 |
" (max=%d %02x %02x)\n",
|
| 150 |
head, track, sect, 1, drv->max_track,
|
| 151 |
drv->last_sect);
|
| 152 |
return 4;
|
| 153 |
}
|
| 154 |
#endif
|
| 155 |
drv->head = head; |
| 156 |
if (drv->track != track) {
|
| 157 |
if (drv->bs != NULL && bdrv_is_inserted(drv->bs)) { |
| 158 |
drv->media_changed = 0;
|
| 159 |
} |
| 160 |
ret = 1;
|
| 161 |
} |
| 162 |
drv->track = track; |
| 163 |
drv->sect = sect; |
| 164 |
} |
| 165 |
|
| 166 |
if (drv->bs == NULL || !bdrv_is_inserted(drv->bs)) { |
| 167 |
ret = 2;
|
| 168 |
} |
| 169 |
|
| 170 |
return ret;
|
| 171 |
} |
| 172 |
|
| 173 |
/* Set drive back to track 0 */
|
| 174 |
static void fd_recalibrate(FDrive *drv) |
| 175 |
{
|
| 176 |
FLOPPY_DPRINTF("recalibrate\n");
|
| 177 |
fd_seek(drv, 0, 0, 1, 1); |
| 178 |
} |
| 179 |
|
| 180 |
/* Revalidate a disk drive after a disk change */
|
| 181 |
static void fd_revalidate(FDrive *drv) |
| 182 |
{
|
| 183 |
int nb_heads, max_track, last_sect, ro;
|
| 184 |
FDriveType drive; |
| 185 |
FDriveRate rate; |
| 186 |
|
| 187 |
FLOPPY_DPRINTF("revalidate\n");
|
| 188 |
if (drv->bs != NULL) { |
| 189 |
ro = bdrv_is_read_only(drv->bs); |
| 190 |
bdrv_get_floppy_geometry_hint(drv->bs, &nb_heads, &max_track, |
| 191 |
&last_sect, drv->drive, &drive, &rate); |
| 192 |
if (!bdrv_is_inserted(drv->bs)) {
|
| 193 |
FLOPPY_DPRINTF("No disk in drive\n");
|
| 194 |
} else if (nb_heads != 0 && max_track != 0 && last_sect != 0) { |
| 195 |
FLOPPY_DPRINTF("User defined disk (%d %d %d)\n",
|
| 196 |
nb_heads - 1, max_track, last_sect);
|
| 197 |
} else {
|
| 198 |
FLOPPY_DPRINTF("Floppy disk (%d h %d t %d s) %s\n", nb_heads,
|
| 199 |
max_track, last_sect, ro ? "ro" : "rw"); |
| 200 |
} |
| 201 |
if (nb_heads == 1) { |
| 202 |
drv->flags &= ~FDISK_DBL_SIDES; |
| 203 |
} else {
|
| 204 |
drv->flags |= FDISK_DBL_SIDES; |
| 205 |
} |
| 206 |
drv->max_track = max_track; |
| 207 |
drv->last_sect = last_sect; |
| 208 |
drv->ro = ro; |
| 209 |
drv->drive = drive; |
| 210 |
drv->media_rate = rate; |
| 211 |
} else {
|
| 212 |
FLOPPY_DPRINTF("No drive connected\n");
|
| 213 |
drv->last_sect = 0;
|
| 214 |
drv->max_track = 0;
|
| 215 |
drv->flags &= ~FDISK_DBL_SIDES; |
| 216 |
} |
| 217 |
} |
| 218 |
|
| 219 |
/********************************************************/
|
| 220 |
/* Intel 82078 floppy disk controller emulation */
|
| 221 |
|
| 222 |
static void fdctrl_reset(FDCtrl *fdctrl, int do_irq); |
| 223 |
static void fdctrl_reset_fifo(FDCtrl *fdctrl); |
| 224 |
static int fdctrl_transfer_handler (void *opaque, int nchan, |
| 225 |
int dma_pos, int dma_len); |
| 226 |
static void fdctrl_raise_irq(FDCtrl *fdctrl, uint8_t status0); |
| 227 |
static FDrive *get_cur_drv(FDCtrl *fdctrl);
|
| 228 |
|
| 229 |
static uint32_t fdctrl_read_statusA(FDCtrl *fdctrl);
|
| 230 |
static uint32_t fdctrl_read_statusB(FDCtrl *fdctrl);
|
| 231 |
static uint32_t fdctrl_read_dor(FDCtrl *fdctrl);
|
| 232 |
static void fdctrl_write_dor(FDCtrl *fdctrl, uint32_t value); |
| 233 |
static uint32_t fdctrl_read_tape(FDCtrl *fdctrl);
|
| 234 |
static void fdctrl_write_tape(FDCtrl *fdctrl, uint32_t value); |
| 235 |
static uint32_t fdctrl_read_main_status(FDCtrl *fdctrl);
|
| 236 |
static void fdctrl_write_rate(FDCtrl *fdctrl, uint32_t value); |
| 237 |
static uint32_t fdctrl_read_data(FDCtrl *fdctrl);
|
| 238 |
static void fdctrl_write_data(FDCtrl *fdctrl, uint32_t value); |
| 239 |
static uint32_t fdctrl_read_dir(FDCtrl *fdctrl);
|
| 240 |
static void fdctrl_write_ccr(FDCtrl *fdctrl, uint32_t value); |
| 241 |
|
| 242 |
enum {
|
| 243 |
FD_DIR_WRITE = 0,
|
| 244 |
FD_DIR_READ = 1,
|
| 245 |
FD_DIR_SCANE = 2,
|
| 246 |
FD_DIR_SCANL = 3,
|
| 247 |
FD_DIR_SCANH = 4,
|
| 248 |
}; |
| 249 |
|
| 250 |
enum {
|
| 251 |
FD_STATE_MULTI = 0x01, /* multi track flag */ |
| 252 |
FD_STATE_FORMAT = 0x02, /* format flag */ |
| 253 |
FD_STATE_SEEK = 0x04, /* seek flag */ |
| 254 |
}; |
| 255 |
|
| 256 |
enum {
|
| 257 |
FD_REG_SRA = 0x00,
|
| 258 |
FD_REG_SRB = 0x01,
|
| 259 |
FD_REG_DOR = 0x02,
|
| 260 |
FD_REG_TDR = 0x03,
|
| 261 |
FD_REG_MSR = 0x04,
|
| 262 |
FD_REG_DSR = 0x04,
|
| 263 |
FD_REG_FIFO = 0x05,
|
| 264 |
FD_REG_DIR = 0x07,
|
| 265 |
FD_REG_CCR = 0x07,
|
| 266 |
}; |
| 267 |
|
| 268 |
enum {
|
| 269 |
FD_CMD_READ_TRACK = 0x02,
|
| 270 |
FD_CMD_SPECIFY = 0x03,
|
| 271 |
FD_CMD_SENSE_DRIVE_STATUS = 0x04,
|
| 272 |
FD_CMD_WRITE = 0x05,
|
| 273 |
FD_CMD_READ = 0x06,
|
| 274 |
FD_CMD_RECALIBRATE = 0x07,
|
| 275 |
FD_CMD_SENSE_INTERRUPT_STATUS = 0x08,
|
| 276 |
FD_CMD_WRITE_DELETED = 0x09,
|
| 277 |
FD_CMD_READ_ID = 0x0a,
|
| 278 |
FD_CMD_READ_DELETED = 0x0c,
|
| 279 |
FD_CMD_FORMAT_TRACK = 0x0d,
|
| 280 |
FD_CMD_DUMPREG = 0x0e,
|
| 281 |
FD_CMD_SEEK = 0x0f,
|
| 282 |
FD_CMD_VERSION = 0x10,
|
| 283 |
FD_CMD_SCAN_EQUAL = 0x11,
|
| 284 |
FD_CMD_PERPENDICULAR_MODE = 0x12,
|
| 285 |
FD_CMD_CONFIGURE = 0x13,
|
| 286 |
FD_CMD_LOCK = 0x14,
|
| 287 |
FD_CMD_VERIFY = 0x16,
|
| 288 |
FD_CMD_POWERDOWN_MODE = 0x17,
|
| 289 |
FD_CMD_PART_ID = 0x18,
|
| 290 |
FD_CMD_SCAN_LOW_OR_EQUAL = 0x19,
|
| 291 |
FD_CMD_SCAN_HIGH_OR_EQUAL = 0x1d,
|
| 292 |
FD_CMD_SAVE = 0x2e,
|
| 293 |
FD_CMD_OPTION = 0x33,
|
| 294 |
FD_CMD_RESTORE = 0x4e,
|
| 295 |
FD_CMD_DRIVE_SPECIFICATION_COMMAND = 0x8e,
|
| 296 |
FD_CMD_RELATIVE_SEEK_OUT = 0x8f,
|
| 297 |
FD_CMD_FORMAT_AND_WRITE = 0xcd,
|
| 298 |
FD_CMD_RELATIVE_SEEK_IN = 0xcf,
|
| 299 |
}; |
| 300 |
|
| 301 |
enum {
|
| 302 |
FD_CONFIG_PRETRK = 0xff, /* Pre-compensation set to track 0 */ |
| 303 |
FD_CONFIG_FIFOTHR = 0x0f, /* FIFO threshold set to 1 byte */ |
| 304 |
FD_CONFIG_POLL = 0x10, /* Poll enabled */ |
| 305 |
FD_CONFIG_EFIFO = 0x20, /* FIFO disabled */ |
| 306 |
FD_CONFIG_EIS = 0x40, /* No implied seeks */ |
| 307 |
}; |
| 308 |
|
| 309 |
enum {
|
| 310 |
FD_SR0_DS0 = 0x01,
|
| 311 |
FD_SR0_DS1 = 0x02,
|
| 312 |
FD_SR0_HEAD = 0x04,
|
| 313 |
FD_SR0_EQPMT = 0x10,
|
| 314 |
FD_SR0_SEEK = 0x20,
|
| 315 |
FD_SR0_ABNTERM = 0x40,
|
| 316 |
FD_SR0_INVCMD = 0x80,
|
| 317 |
FD_SR0_RDYCHG = 0xc0,
|
| 318 |
}; |
| 319 |
|
| 320 |
enum {
|
| 321 |
FD_SR1_MA = 0x01, /* Missing address mark */ |
| 322 |
FD_SR1_NW = 0x02, /* Not writable */ |
| 323 |
FD_SR1_EC = 0x80, /* End of cylinder */ |
| 324 |
}; |
| 325 |
|
| 326 |
enum {
|
| 327 |
FD_SR2_SNS = 0x04, /* Scan not satisfied */ |
| 328 |
FD_SR2_SEH = 0x08, /* Scan equal hit */ |
| 329 |
}; |
| 330 |
|
| 331 |
enum {
|
| 332 |
FD_SRA_DIR = 0x01,
|
| 333 |
FD_SRA_nWP = 0x02,
|
| 334 |
FD_SRA_nINDX = 0x04,
|
| 335 |
FD_SRA_HDSEL = 0x08,
|
| 336 |
FD_SRA_nTRK0 = 0x10,
|
| 337 |
FD_SRA_STEP = 0x20,
|
| 338 |
FD_SRA_nDRV2 = 0x40,
|
| 339 |
FD_SRA_INTPEND = 0x80,
|
| 340 |
}; |
| 341 |
|
| 342 |
enum {
|
| 343 |
FD_SRB_MTR0 = 0x01,
|
| 344 |
FD_SRB_MTR1 = 0x02,
|
| 345 |
FD_SRB_WGATE = 0x04,
|
| 346 |
FD_SRB_RDATA = 0x08,
|
| 347 |
FD_SRB_WDATA = 0x10,
|
| 348 |
FD_SRB_DR0 = 0x20,
|
| 349 |
}; |
| 350 |
|
| 351 |
enum {
|
| 352 |
#if MAX_FD == 4 |
| 353 |
FD_DOR_SELMASK = 0x03,
|
| 354 |
#else
|
| 355 |
FD_DOR_SELMASK = 0x01,
|
| 356 |
#endif
|
| 357 |
FD_DOR_nRESET = 0x04,
|
| 358 |
FD_DOR_DMAEN = 0x08,
|
| 359 |
FD_DOR_MOTEN0 = 0x10,
|
| 360 |
FD_DOR_MOTEN1 = 0x20,
|
| 361 |
FD_DOR_MOTEN2 = 0x40,
|
| 362 |
FD_DOR_MOTEN3 = 0x80,
|
| 363 |
}; |
| 364 |
|
| 365 |
enum {
|
| 366 |
#if MAX_FD == 4 |
| 367 |
FD_TDR_BOOTSEL = 0x0c,
|
| 368 |
#else
|
| 369 |
FD_TDR_BOOTSEL = 0x04,
|
| 370 |
#endif
|
| 371 |
}; |
| 372 |
|
| 373 |
enum {
|
| 374 |
FD_DSR_DRATEMASK= 0x03,
|
| 375 |
FD_DSR_PWRDOWN = 0x40,
|
| 376 |
FD_DSR_SWRESET = 0x80,
|
| 377 |
}; |
| 378 |
|
| 379 |
enum {
|
| 380 |
FD_MSR_DRV0BUSY = 0x01,
|
| 381 |
FD_MSR_DRV1BUSY = 0x02,
|
| 382 |
FD_MSR_DRV2BUSY = 0x04,
|
| 383 |
FD_MSR_DRV3BUSY = 0x08,
|
| 384 |
FD_MSR_CMDBUSY = 0x10,
|
| 385 |
FD_MSR_NONDMA = 0x20,
|
| 386 |
FD_MSR_DIO = 0x40,
|
| 387 |
FD_MSR_RQM = 0x80,
|
| 388 |
}; |
| 389 |
|
| 390 |
enum {
|
| 391 |
FD_DIR_DSKCHG = 0x80,
|
| 392 |
}; |
| 393 |
|
| 394 |
#define FD_MULTI_TRACK(state) ((state) & FD_STATE_MULTI)
|
| 395 |
#define FD_DID_SEEK(state) ((state) & FD_STATE_SEEK)
|
| 396 |
#define FD_FORMAT_CMD(state) ((state) & FD_STATE_FORMAT)
|
| 397 |
|
| 398 |
struct FDCtrl {
|
| 399 |
MemoryRegion iomem; |
| 400 |
qemu_irq irq; |
| 401 |
/* Controller state */
|
| 402 |
QEMUTimer *result_timer; |
| 403 |
int dma_chann;
|
| 404 |
/* Controller's identification */
|
| 405 |
uint8_t version; |
| 406 |
/* HW */
|
| 407 |
uint8_t sra; |
| 408 |
uint8_t srb; |
| 409 |
uint8_t dor; |
| 410 |
uint8_t dor_vmstate; /* only used as temp during vmstate */
|
| 411 |
uint8_t tdr; |
| 412 |
uint8_t dsr; |
| 413 |
uint8_t msr; |
| 414 |
uint8_t cur_drv; |
| 415 |
uint8_t status0; |
| 416 |
uint8_t status1; |
| 417 |
uint8_t status2; |
| 418 |
/* Command FIFO */
|
| 419 |
uint8_t *fifo; |
| 420 |
int32_t fifo_size; |
| 421 |
uint32_t data_pos; |
| 422 |
uint32_t data_len; |
| 423 |
uint8_t data_state; |
| 424 |
uint8_t data_dir; |
| 425 |
uint8_t eot; /* last wanted sector */
|
| 426 |
/* States kept only to be returned back */
|
| 427 |
/* precompensation */
|
| 428 |
uint8_t precomp_trk; |
| 429 |
uint8_t config; |
| 430 |
uint8_t lock; |
| 431 |
/* Power down config (also with status regB access mode */
|
| 432 |
uint8_t pwrd; |
| 433 |
/* Floppy drives */
|
| 434 |
uint8_t num_floppies; |
| 435 |
/* Sun4m quirks? */
|
| 436 |
int sun4m;
|
| 437 |
FDrive drives[MAX_FD]; |
| 438 |
int reset_sensei;
|
| 439 |
uint32_t check_media_rate; |
| 440 |
/* Timers state */
|
| 441 |
uint8_t timer0; |
| 442 |
uint8_t timer1; |
| 443 |
}; |
| 444 |
|
| 445 |
typedef struct FDCtrlSysBus { |
| 446 |
SysBusDevice busdev; |
| 447 |
struct FDCtrl state;
|
| 448 |
} FDCtrlSysBus; |
| 449 |
|
| 450 |
typedef struct FDCtrlISABus { |
| 451 |
ISADevice busdev; |
| 452 |
uint32_t iobase; |
| 453 |
uint32_t irq; |
| 454 |
uint32_t dma; |
| 455 |
struct FDCtrl state;
|
| 456 |
int32_t bootindexA; |
| 457 |
int32_t bootindexB; |
| 458 |
} FDCtrlISABus; |
| 459 |
|
| 460 |
static uint32_t fdctrl_read (void *opaque, uint32_t reg) |
| 461 |
{
|
| 462 |
FDCtrl *fdctrl = opaque; |
| 463 |
uint32_t retval; |
| 464 |
|
| 465 |
reg &= 7;
|
| 466 |
switch (reg) {
|
| 467 |
case FD_REG_SRA:
|
| 468 |
retval = fdctrl_read_statusA(fdctrl); |
| 469 |
break;
|
| 470 |
case FD_REG_SRB:
|
| 471 |
retval = fdctrl_read_statusB(fdctrl); |
| 472 |
break;
|
| 473 |
case FD_REG_DOR:
|
| 474 |
retval = fdctrl_read_dor(fdctrl); |
| 475 |
break;
|
| 476 |
case FD_REG_TDR:
|
| 477 |
retval = fdctrl_read_tape(fdctrl); |
| 478 |
break;
|
| 479 |
case FD_REG_MSR:
|
| 480 |
retval = fdctrl_read_main_status(fdctrl); |
| 481 |
break;
|
| 482 |
case FD_REG_FIFO:
|
| 483 |
retval = fdctrl_read_data(fdctrl); |
| 484 |
break;
|
| 485 |
case FD_REG_DIR:
|
| 486 |
retval = fdctrl_read_dir(fdctrl); |
| 487 |
break;
|
| 488 |
default:
|
| 489 |
retval = (uint32_t)(-1);
|
| 490 |
break;
|
| 491 |
} |
| 492 |
FLOPPY_DPRINTF("read reg%d: 0x%02x\n", reg & 7, retval); |
| 493 |
|
| 494 |
return retval;
|
| 495 |
} |
| 496 |
|
| 497 |
static void fdctrl_write (void *opaque, uint32_t reg, uint32_t value) |
| 498 |
{
|
| 499 |
FDCtrl *fdctrl = opaque; |
| 500 |
|
| 501 |
FLOPPY_DPRINTF("write reg%d: 0x%02x\n", reg & 7, value); |
| 502 |
|
| 503 |
reg &= 7;
|
| 504 |
switch (reg) {
|
| 505 |
case FD_REG_DOR:
|
| 506 |
fdctrl_write_dor(fdctrl, value); |
| 507 |
break;
|
| 508 |
case FD_REG_TDR:
|
| 509 |
fdctrl_write_tape(fdctrl, value); |
| 510 |
break;
|
| 511 |
case FD_REG_DSR:
|
| 512 |
fdctrl_write_rate(fdctrl, value); |
| 513 |
break;
|
| 514 |
case FD_REG_FIFO:
|
| 515 |
fdctrl_write_data(fdctrl, value); |
| 516 |
break;
|
| 517 |
case FD_REG_CCR:
|
| 518 |
fdctrl_write_ccr(fdctrl, value); |
| 519 |
break;
|
| 520 |
default:
|
| 521 |
break;
|
| 522 |
} |
| 523 |
} |
| 524 |
|
| 525 |
static uint64_t fdctrl_read_mem (void *opaque, target_phys_addr_t reg, |
| 526 |
unsigned ize)
|
| 527 |
{
|
| 528 |
return fdctrl_read(opaque, (uint32_t)reg);
|
| 529 |
} |
| 530 |
|
| 531 |
static void fdctrl_write_mem (void *opaque, target_phys_addr_t reg, |
| 532 |
uint64_t value, unsigned size)
|
| 533 |
{
|
| 534 |
fdctrl_write(opaque, (uint32_t)reg, value); |
| 535 |
} |
| 536 |
|
| 537 |
static const MemoryRegionOps fdctrl_mem_ops = { |
| 538 |
.read = fdctrl_read_mem, |
| 539 |
.write = fdctrl_write_mem, |
| 540 |
.endianness = DEVICE_NATIVE_ENDIAN, |
| 541 |
}; |
| 542 |
|
| 543 |
static const MemoryRegionOps fdctrl_mem_strict_ops = { |
| 544 |
.read = fdctrl_read_mem, |
| 545 |
.write = fdctrl_write_mem, |
| 546 |
.endianness = DEVICE_NATIVE_ENDIAN, |
| 547 |
.valid = {
|
| 548 |
.min_access_size = 1,
|
| 549 |
.max_access_size = 1,
|
| 550 |
}, |
| 551 |
}; |
| 552 |
|
| 553 |
static bool fdrive_media_changed_needed(void *opaque) |
| 554 |
{
|
| 555 |
FDrive *drive = opaque; |
| 556 |
|
| 557 |
return (drive->bs != NULL && drive->media_changed != 1); |
| 558 |
} |
| 559 |
|
| 560 |
static const VMStateDescription vmstate_fdrive_media_changed = { |
| 561 |
.name = "fdrive/media_changed",
|
| 562 |
.version_id = 1,
|
| 563 |
.minimum_version_id = 1,
|
| 564 |
.minimum_version_id_old = 1,
|
| 565 |
.fields = (VMStateField[]) {
|
| 566 |
VMSTATE_UINT8(media_changed, FDrive), |
| 567 |
VMSTATE_END_OF_LIST() |
| 568 |
} |
| 569 |
}; |
| 570 |
|
| 571 |
static bool fdrive_media_rate_needed(void *opaque) |
| 572 |
{
|
| 573 |
FDrive *drive = opaque; |
| 574 |
|
| 575 |
return drive->fdctrl->check_media_rate;
|
| 576 |
} |
| 577 |
|
| 578 |
static const VMStateDescription vmstate_fdrive_media_rate = { |
| 579 |
.name = "fdrive/media_rate",
|
| 580 |
.version_id = 1,
|
| 581 |
.minimum_version_id = 1,
|
| 582 |
.minimum_version_id_old = 1,
|
| 583 |
.fields = (VMStateField[]) {
|
| 584 |
VMSTATE_UINT8(media_rate, FDrive), |
| 585 |
VMSTATE_END_OF_LIST() |
| 586 |
} |
| 587 |
}; |
| 588 |
|
| 589 |
static const VMStateDescription vmstate_fdrive = { |
| 590 |
.name = "fdrive",
|
| 591 |
.version_id = 1,
|
| 592 |
.minimum_version_id = 1,
|
| 593 |
.minimum_version_id_old = 1,
|
| 594 |
.fields = (VMStateField[]) {
|
| 595 |
VMSTATE_UINT8(head, FDrive), |
| 596 |
VMSTATE_UINT8(track, FDrive), |
| 597 |
VMSTATE_UINT8(sect, FDrive), |
| 598 |
VMSTATE_END_OF_LIST() |
| 599 |
}, |
| 600 |
.subsections = (VMStateSubsection[]) {
|
| 601 |
{
|
| 602 |
.vmsd = &vmstate_fdrive_media_changed, |
| 603 |
.needed = &fdrive_media_changed_needed, |
| 604 |
} , {
|
| 605 |
.vmsd = &vmstate_fdrive_media_rate, |
| 606 |
.needed = &fdrive_media_rate_needed, |
| 607 |
} , {
|
| 608 |
/* empty */
|
| 609 |
} |
| 610 |
} |
| 611 |
}; |
| 612 |
|
| 613 |
static void fdc_pre_save(void *opaque) |
| 614 |
{
|
| 615 |
FDCtrl *s = opaque; |
| 616 |
|
| 617 |
s->dor_vmstate = s->dor | GET_CUR_DRV(s); |
| 618 |
} |
| 619 |
|
| 620 |
static int fdc_post_load(void *opaque, int version_id) |
| 621 |
{
|
| 622 |
FDCtrl *s = opaque; |
| 623 |
|
| 624 |
SET_CUR_DRV(s, s->dor_vmstate & FD_DOR_SELMASK); |
| 625 |
s->dor = s->dor_vmstate & ~FD_DOR_SELMASK; |
| 626 |
return 0; |
| 627 |
} |
| 628 |
|
| 629 |
static const VMStateDescription vmstate_fdc = { |
| 630 |
.name = "fdc",
|
| 631 |
.version_id = 2,
|
| 632 |
.minimum_version_id = 2,
|
| 633 |
.minimum_version_id_old = 2,
|
| 634 |
.pre_save = fdc_pre_save, |
| 635 |
.post_load = fdc_post_load, |
| 636 |
.fields = (VMStateField []) {
|
| 637 |
/* Controller State */
|
| 638 |
VMSTATE_UINT8(sra, FDCtrl), |
| 639 |
VMSTATE_UINT8(srb, FDCtrl), |
| 640 |
VMSTATE_UINT8(dor_vmstate, FDCtrl), |
| 641 |
VMSTATE_UINT8(tdr, FDCtrl), |
| 642 |
VMSTATE_UINT8(dsr, FDCtrl), |
| 643 |
VMSTATE_UINT8(msr, FDCtrl), |
| 644 |
VMSTATE_UINT8(status0, FDCtrl), |
| 645 |
VMSTATE_UINT8(status1, FDCtrl), |
| 646 |
VMSTATE_UINT8(status2, FDCtrl), |
| 647 |
/* Command FIFO */
|
| 648 |
VMSTATE_VARRAY_INT32(fifo, FDCtrl, fifo_size, 0, vmstate_info_uint8,
|
| 649 |
uint8_t), |
| 650 |
VMSTATE_UINT32(data_pos, FDCtrl), |
| 651 |
VMSTATE_UINT32(data_len, FDCtrl), |
| 652 |
VMSTATE_UINT8(data_state, FDCtrl), |
| 653 |
VMSTATE_UINT8(data_dir, FDCtrl), |
| 654 |
VMSTATE_UINT8(eot, FDCtrl), |
| 655 |
/* States kept only to be returned back */
|
| 656 |
VMSTATE_UINT8(timer0, FDCtrl), |
| 657 |
VMSTATE_UINT8(timer1, FDCtrl), |
| 658 |
VMSTATE_UINT8(precomp_trk, FDCtrl), |
| 659 |
VMSTATE_UINT8(config, FDCtrl), |
| 660 |
VMSTATE_UINT8(lock, FDCtrl), |
| 661 |
VMSTATE_UINT8(pwrd, FDCtrl), |
| 662 |
VMSTATE_UINT8_EQUAL(num_floppies, FDCtrl), |
| 663 |
VMSTATE_STRUCT_ARRAY(drives, FDCtrl, MAX_FD, 1,
|
| 664 |
vmstate_fdrive, FDrive), |
| 665 |
VMSTATE_END_OF_LIST() |
| 666 |
} |
| 667 |
}; |
| 668 |
|
| 669 |
static void fdctrl_external_reset_sysbus(DeviceState *d) |
| 670 |
{
|
| 671 |
FDCtrlSysBus *sys = container_of(d, FDCtrlSysBus, busdev.qdev); |
| 672 |
FDCtrl *s = &sys->state; |
| 673 |
|
| 674 |
fdctrl_reset(s, 0);
|
| 675 |
} |
| 676 |
|
| 677 |
static void fdctrl_external_reset_isa(DeviceState *d) |
| 678 |
{
|
| 679 |
FDCtrlISABus *isa = container_of(d, FDCtrlISABus, busdev.qdev); |
| 680 |
FDCtrl *s = &isa->state; |
| 681 |
|
| 682 |
fdctrl_reset(s, 0);
|
| 683 |
} |
| 684 |
|
| 685 |
static void fdctrl_handle_tc(void *opaque, int irq, int level) |
| 686 |
{
|
| 687 |
//FDCtrl *s = opaque;
|
| 688 |
|
| 689 |
if (level) {
|
| 690 |
// XXX
|
| 691 |
FLOPPY_DPRINTF("TC pulsed\n");
|
| 692 |
} |
| 693 |
} |
| 694 |
|
| 695 |
/* Change IRQ state */
|
| 696 |
static void fdctrl_reset_irq(FDCtrl *fdctrl) |
| 697 |
{
|
| 698 |
if (!(fdctrl->sra & FD_SRA_INTPEND))
|
| 699 |
return;
|
| 700 |
FLOPPY_DPRINTF("Reset interrupt\n");
|
| 701 |
qemu_set_irq(fdctrl->irq, 0);
|
| 702 |
fdctrl->sra &= ~FD_SRA_INTPEND; |
| 703 |
} |
| 704 |
|
| 705 |
static void fdctrl_raise_irq(FDCtrl *fdctrl, uint8_t status0) |
| 706 |
{
|
| 707 |
/* Sparc mutation */
|
| 708 |
if (fdctrl->sun4m && (fdctrl->msr & FD_MSR_CMDBUSY)) {
|
| 709 |
/* XXX: not sure */
|
| 710 |
fdctrl->msr &= ~FD_MSR_CMDBUSY; |
| 711 |
fdctrl->msr |= FD_MSR_RQM | FD_MSR_DIO; |
| 712 |
fdctrl->status0 = status0; |
| 713 |
return;
|
| 714 |
} |
| 715 |
if (!(fdctrl->sra & FD_SRA_INTPEND)) {
|
| 716 |
qemu_set_irq(fdctrl->irq, 1);
|
| 717 |
fdctrl->sra |= FD_SRA_INTPEND; |
| 718 |
} |
| 719 |
|
| 720 |
fdctrl->reset_sensei = 0;
|
| 721 |
fdctrl->status0 = status0; |
| 722 |
FLOPPY_DPRINTF("Set interrupt status to 0x%02x\n", fdctrl->status0);
|
| 723 |
} |
| 724 |
|
| 725 |
/* Reset controller */
|
| 726 |
static void fdctrl_reset(FDCtrl *fdctrl, int do_irq) |
| 727 |
{
|
| 728 |
int i;
|
| 729 |
|
| 730 |
FLOPPY_DPRINTF("reset controller\n");
|
| 731 |
fdctrl_reset_irq(fdctrl); |
| 732 |
/* Initialise controller */
|
| 733 |
fdctrl->sra = 0;
|
| 734 |
fdctrl->srb = 0xc0;
|
| 735 |
if (!fdctrl->drives[1].bs) |
| 736 |
fdctrl->sra |= FD_SRA_nDRV2; |
| 737 |
fdctrl->cur_drv = 0;
|
| 738 |
fdctrl->dor = FD_DOR_nRESET; |
| 739 |
fdctrl->dor |= (fdctrl->dma_chann != -1) ? FD_DOR_DMAEN : 0; |
| 740 |
fdctrl->msr = FD_MSR_RQM; |
| 741 |
/* FIFO state */
|
| 742 |
fdctrl->data_pos = 0;
|
| 743 |
fdctrl->data_len = 0;
|
| 744 |
fdctrl->data_state = 0;
|
| 745 |
fdctrl->data_dir = FD_DIR_WRITE; |
| 746 |
for (i = 0; i < MAX_FD; i++) |
| 747 |
fd_recalibrate(&fdctrl->drives[i]); |
| 748 |
fdctrl_reset_fifo(fdctrl); |
| 749 |
if (do_irq) {
|
| 750 |
fdctrl_raise_irq(fdctrl, FD_SR0_RDYCHG); |
| 751 |
fdctrl->reset_sensei = FD_RESET_SENSEI_COUNT; |
| 752 |
} |
| 753 |
} |
| 754 |
|
| 755 |
static inline FDrive *drv0(FDCtrl *fdctrl) |
| 756 |
{
|
| 757 |
return &fdctrl->drives[(fdctrl->tdr & FD_TDR_BOOTSEL) >> 2]; |
| 758 |
} |
| 759 |
|
| 760 |
static inline FDrive *drv1(FDCtrl *fdctrl) |
| 761 |
{
|
| 762 |
if ((fdctrl->tdr & FD_TDR_BOOTSEL) < (1 << 2)) |
| 763 |
return &fdctrl->drives[1]; |
| 764 |
else
|
| 765 |
return &fdctrl->drives[0]; |
| 766 |
} |
| 767 |
|
| 768 |
#if MAX_FD == 4 |
| 769 |
static inline FDrive *drv2(FDCtrl *fdctrl) |
| 770 |
{
|
| 771 |
if ((fdctrl->tdr & FD_TDR_BOOTSEL) < (2 << 2)) |
| 772 |
return &fdctrl->drives[2]; |
| 773 |
else
|
| 774 |
return &fdctrl->drives[1]; |
| 775 |
} |
| 776 |
|
| 777 |
static inline FDrive *drv3(FDCtrl *fdctrl) |
| 778 |
{
|
| 779 |
if ((fdctrl->tdr & FD_TDR_BOOTSEL) < (3 << 2)) |
| 780 |
return &fdctrl->drives[3]; |
| 781 |
else
|
| 782 |
return &fdctrl->drives[2]; |
| 783 |
} |
| 784 |
#endif
|
| 785 |
|
| 786 |
static FDrive *get_cur_drv(FDCtrl *fdctrl)
|
| 787 |
{
|
| 788 |
switch (fdctrl->cur_drv) {
|
| 789 |
case 0: return drv0(fdctrl); |
| 790 |
case 1: return drv1(fdctrl); |
| 791 |
#if MAX_FD == 4 |
| 792 |
case 2: return drv2(fdctrl); |
| 793 |
case 3: return drv3(fdctrl); |
| 794 |
#endif
|
| 795 |
default: return NULL; |
| 796 |
} |
| 797 |
} |
| 798 |
|
| 799 |
/* Status A register : 0x00 (read-only) */
|
| 800 |
static uint32_t fdctrl_read_statusA(FDCtrl *fdctrl)
|
| 801 |
{
|
| 802 |
uint32_t retval = fdctrl->sra; |
| 803 |
|
| 804 |
FLOPPY_DPRINTF("status register A: 0x%02x\n", retval);
|
| 805 |
|
| 806 |
return retval;
|
| 807 |
} |
| 808 |
|
| 809 |
/* Status B register : 0x01 (read-only) */
|
| 810 |
static uint32_t fdctrl_read_statusB(FDCtrl *fdctrl)
|
| 811 |
{
|
| 812 |
uint32_t retval = fdctrl->srb; |
| 813 |
|
| 814 |
FLOPPY_DPRINTF("status register B: 0x%02x\n", retval);
|
| 815 |
|
| 816 |
return retval;
|
| 817 |
} |
| 818 |
|
| 819 |
/* Digital output register : 0x02 */
|
| 820 |
static uint32_t fdctrl_read_dor(FDCtrl *fdctrl)
|
| 821 |
{
|
| 822 |
uint32_t retval = fdctrl->dor; |
| 823 |
|
| 824 |
/* Selected drive */
|
| 825 |
retval |= fdctrl->cur_drv; |
| 826 |
FLOPPY_DPRINTF("digital output register: 0x%02x\n", retval);
|
| 827 |
|
| 828 |
return retval;
|
| 829 |
} |
| 830 |
|
| 831 |
static void fdctrl_write_dor(FDCtrl *fdctrl, uint32_t value) |
| 832 |
{
|
| 833 |
FLOPPY_DPRINTF("digital output register set to 0x%02x\n", value);
|
| 834 |
|
| 835 |
/* Motors */
|
| 836 |
if (value & FD_DOR_MOTEN0)
|
| 837 |
fdctrl->srb |= FD_SRB_MTR0; |
| 838 |
else
|
| 839 |
fdctrl->srb &= ~FD_SRB_MTR0; |
| 840 |
if (value & FD_DOR_MOTEN1)
|
| 841 |
fdctrl->srb |= FD_SRB_MTR1; |
| 842 |
else
|
| 843 |
fdctrl->srb &= ~FD_SRB_MTR1; |
| 844 |
|
| 845 |
/* Drive */
|
| 846 |
if (value & 1) |
| 847 |
fdctrl->srb |= FD_SRB_DR0; |
| 848 |
else
|
| 849 |
fdctrl->srb &= ~FD_SRB_DR0; |
| 850 |
|
| 851 |
/* Reset */
|
| 852 |
if (!(value & FD_DOR_nRESET)) {
|
| 853 |
if (fdctrl->dor & FD_DOR_nRESET) {
|
| 854 |
FLOPPY_DPRINTF("controller enter RESET state\n");
|
| 855 |
} |
| 856 |
} else {
|
| 857 |
if (!(fdctrl->dor & FD_DOR_nRESET)) {
|
| 858 |
FLOPPY_DPRINTF("controller out of RESET state\n");
|
| 859 |
fdctrl_reset(fdctrl, 1);
|
| 860 |
fdctrl->dsr &= ~FD_DSR_PWRDOWN; |
| 861 |
} |
| 862 |
} |
| 863 |
/* Selected drive */
|
| 864 |
fdctrl->cur_drv = value & FD_DOR_SELMASK; |
| 865 |
|
| 866 |
fdctrl->dor = value; |
| 867 |
} |
| 868 |
|
| 869 |
/* Tape drive register : 0x03 */
|
| 870 |
static uint32_t fdctrl_read_tape(FDCtrl *fdctrl)
|
| 871 |
{
|
| 872 |
uint32_t retval = fdctrl->tdr; |
| 873 |
|
| 874 |
FLOPPY_DPRINTF("tape drive register: 0x%02x\n", retval);
|
| 875 |
|
| 876 |
return retval;
|
| 877 |
} |
| 878 |
|
| 879 |
static void fdctrl_write_tape(FDCtrl *fdctrl, uint32_t value) |
| 880 |
{
|
| 881 |
/* Reset mode */
|
| 882 |
if (!(fdctrl->dor & FD_DOR_nRESET)) {
|
| 883 |
FLOPPY_DPRINTF("Floppy controller in RESET state !\n");
|
| 884 |
return;
|
| 885 |
} |
| 886 |
FLOPPY_DPRINTF("tape drive register set to 0x%02x\n", value);
|
| 887 |
/* Disk boot selection indicator */
|
| 888 |
fdctrl->tdr = value & FD_TDR_BOOTSEL; |
| 889 |
/* Tape indicators: never allow */
|
| 890 |
} |
| 891 |
|
| 892 |
/* Main status register : 0x04 (read) */
|
| 893 |
static uint32_t fdctrl_read_main_status(FDCtrl *fdctrl)
|
| 894 |
{
|
| 895 |
uint32_t retval = fdctrl->msr; |
| 896 |
|
| 897 |
fdctrl->dsr &= ~FD_DSR_PWRDOWN; |
| 898 |
fdctrl->dor |= FD_DOR_nRESET; |
| 899 |
|
| 900 |
/* Sparc mutation */
|
| 901 |
if (fdctrl->sun4m) {
|
| 902 |
retval |= FD_MSR_DIO; |
| 903 |
fdctrl_reset_irq(fdctrl); |
| 904 |
}; |
| 905 |
|
| 906 |
FLOPPY_DPRINTF("main status register: 0x%02x\n", retval);
|
| 907 |
|
| 908 |
return retval;
|
| 909 |
} |
| 910 |
|
| 911 |
/* Data select rate register : 0x04 (write) */
|
| 912 |
static void fdctrl_write_rate(FDCtrl *fdctrl, uint32_t value) |
| 913 |
{
|
| 914 |
/* Reset mode */
|
| 915 |
if (!(fdctrl->dor & FD_DOR_nRESET)) {
|
| 916 |
FLOPPY_DPRINTF("Floppy controller in RESET state !\n");
|
| 917 |
return;
|
| 918 |
} |
| 919 |
FLOPPY_DPRINTF("select rate register set to 0x%02x\n", value);
|
| 920 |
/* Reset: autoclear */
|
| 921 |
if (value & FD_DSR_SWRESET) {
|
| 922 |
fdctrl->dor &= ~FD_DOR_nRESET; |
| 923 |
fdctrl_reset(fdctrl, 1);
|
| 924 |
fdctrl->dor |= FD_DOR_nRESET; |
| 925 |
} |
| 926 |
if (value & FD_DSR_PWRDOWN) {
|
| 927 |
fdctrl_reset(fdctrl, 1);
|
| 928 |
} |
| 929 |
fdctrl->dsr = value; |
| 930 |
} |
| 931 |
|
| 932 |
/* Configuration control register: 0x07 (write) */
|
| 933 |
static void fdctrl_write_ccr(FDCtrl *fdctrl, uint32_t value) |
| 934 |
{
|
| 935 |
/* Reset mode */
|
| 936 |
if (!(fdctrl->dor & FD_DOR_nRESET)) {
|
| 937 |
FLOPPY_DPRINTF("Floppy controller in RESET state !\n");
|
| 938 |
return;
|
| 939 |
} |
| 940 |
FLOPPY_DPRINTF("configuration control register set to 0x%02x\n", value);
|
| 941 |
|
| 942 |
/* Only the rate selection bits used in AT mode, and we
|
| 943 |
* store those in the DSR.
|
| 944 |
*/
|
| 945 |
fdctrl->dsr = (fdctrl->dsr & ~FD_DSR_DRATEMASK) | |
| 946 |
(value & FD_DSR_DRATEMASK); |
| 947 |
} |
| 948 |
|
| 949 |
static int fdctrl_media_changed(FDrive *drv) |
| 950 |
{
|
| 951 |
return drv->media_changed;
|
| 952 |
} |
| 953 |
|
| 954 |
/* Digital input register : 0x07 (read-only) */
|
| 955 |
static uint32_t fdctrl_read_dir(FDCtrl *fdctrl)
|
| 956 |
{
|
| 957 |
uint32_t retval = 0;
|
| 958 |
|
| 959 |
if (fdctrl_media_changed(get_cur_drv(fdctrl))) {
|
| 960 |
retval |= FD_DIR_DSKCHG; |
| 961 |
} |
| 962 |
if (retval != 0) { |
| 963 |
FLOPPY_DPRINTF("Floppy digital input register: 0x%02x\n", retval);
|
| 964 |
} |
| 965 |
|
| 966 |
return retval;
|
| 967 |
} |
| 968 |
|
| 969 |
/* FIFO state control */
|
| 970 |
static void fdctrl_reset_fifo(FDCtrl *fdctrl) |
| 971 |
{
|
| 972 |
fdctrl->data_dir = FD_DIR_WRITE; |
| 973 |
fdctrl->data_pos = 0;
|
| 974 |
fdctrl->msr &= ~(FD_MSR_CMDBUSY | FD_MSR_DIO); |
| 975 |
} |
| 976 |
|
| 977 |
/* Set FIFO status for the host to read */
|
| 978 |
static void fdctrl_set_fifo(FDCtrl *fdctrl, int fifo_len, uint8_t status0) |
| 979 |
{
|
| 980 |
fdctrl->data_dir = FD_DIR_READ; |
| 981 |
fdctrl->data_len = fifo_len; |
| 982 |
fdctrl->data_pos = 0;
|
| 983 |
fdctrl->msr |= FD_MSR_CMDBUSY | FD_MSR_RQM | FD_MSR_DIO; |
| 984 |
if (status0) {
|
| 985 |
fdctrl_raise_irq(fdctrl, status0); |
| 986 |
} |
| 987 |
} |
| 988 |
|
| 989 |
/* Set an error: unimplemented/unknown command */
|
| 990 |
static void fdctrl_unimplemented(FDCtrl *fdctrl, int direction) |
| 991 |
{
|
| 992 |
qemu_log_mask(LOG_UNIMP, "fdc: unimplemented command 0x%02x\n",
|
| 993 |
fdctrl->fifo[0]);
|
| 994 |
fdctrl->fifo[0] = FD_SR0_INVCMD;
|
| 995 |
fdctrl_set_fifo(fdctrl, 1, 0); |
| 996 |
} |
| 997 |
|
| 998 |
/* Seek to next sector
|
| 999 |
* returns 0 when end of track reached (for DBL_SIDES on head 1)
|
| 1000 |
* otherwise returns 1
|
| 1001 |
*/
|
| 1002 |
static int fdctrl_seek_to_next_sect(FDCtrl *fdctrl, FDrive *cur_drv) |
| 1003 |
{
|
| 1004 |
FLOPPY_DPRINTF("seek to next sector (%d %02x %02x => %d)\n",
|
| 1005 |
cur_drv->head, cur_drv->track, cur_drv->sect, |
| 1006 |
fd_sector(cur_drv)); |
| 1007 |
/* XXX: cur_drv->sect >= cur_drv->last_sect should be an
|
| 1008 |
error in fact */
|
| 1009 |
uint8_t new_head = cur_drv->head; |
| 1010 |
uint8_t new_track = cur_drv->track; |
| 1011 |
uint8_t new_sect = cur_drv->sect; |
| 1012 |
|
| 1013 |
int ret = 1; |
| 1014 |
|
| 1015 |
if (new_sect >= cur_drv->last_sect ||
|
| 1016 |
new_sect == fdctrl->eot) {
|
| 1017 |
new_sect = 1;
|
| 1018 |
if (FD_MULTI_TRACK(fdctrl->data_state)) {
|
| 1019 |
if (new_head == 0 && |
| 1020 |
(cur_drv->flags & FDISK_DBL_SIDES) != 0) {
|
| 1021 |
new_head = 1;
|
| 1022 |
} else {
|
| 1023 |
new_head = 0;
|
| 1024 |
new_track++; |
| 1025 |
if ((cur_drv->flags & FDISK_DBL_SIDES) == 0) { |
| 1026 |
ret = 0;
|
| 1027 |
} |
| 1028 |
} |
| 1029 |
} else {
|
| 1030 |
new_track++; |
| 1031 |
ret = 0;
|
| 1032 |
} |
| 1033 |
if (ret == 1) { |
| 1034 |
FLOPPY_DPRINTF("seek to next track (%d %02x %02x => %d)\n",
|
| 1035 |
new_head, new_track, new_sect, fd_sector(cur_drv)); |
| 1036 |
} |
| 1037 |
} else {
|
| 1038 |
new_sect++; |
| 1039 |
} |
| 1040 |
fd_seek(cur_drv, new_head, new_track, new_sect, 1);
|
| 1041 |
return ret;
|
| 1042 |
} |
| 1043 |
|
| 1044 |
/* Callback for transfer end (stop or abort) */
|
| 1045 |
static void fdctrl_stop_transfer(FDCtrl *fdctrl, uint8_t status0, |
| 1046 |
uint8_t status1, uint8_t status2) |
| 1047 |
{
|
| 1048 |
FDrive *cur_drv; |
| 1049 |
|
| 1050 |
cur_drv = get_cur_drv(fdctrl); |
| 1051 |
fdctrl->status0 = status0 | FD_SR0_SEEK | (cur_drv->head << 2) |
|
| 1052 |
GET_CUR_DRV(fdctrl); |
| 1053 |
|
| 1054 |
FLOPPY_DPRINTF("transfer status: %02x %02x %02x (%02x)\n",
|
| 1055 |
status0, status1, status2, fdctrl->status0); |
| 1056 |
fdctrl->fifo[0] = fdctrl->status0;
|
| 1057 |
fdctrl->fifo[1] = status1;
|
| 1058 |
fdctrl->fifo[2] = status2;
|
| 1059 |
fdctrl->fifo[3] = cur_drv->track;
|
| 1060 |
fdctrl->fifo[4] = cur_drv->head;
|
| 1061 |
fdctrl->fifo[5] = cur_drv->sect;
|
| 1062 |
fdctrl->fifo[6] = FD_SECTOR_SC;
|
| 1063 |
fdctrl->data_dir = FD_DIR_READ; |
| 1064 |
if (!(fdctrl->msr & FD_MSR_NONDMA)) {
|
| 1065 |
DMA_release_DREQ(fdctrl->dma_chann); |
| 1066 |
} |
| 1067 |
fdctrl->msr |= FD_MSR_RQM | FD_MSR_DIO; |
| 1068 |
fdctrl->msr &= ~FD_MSR_NONDMA; |
| 1069 |
fdctrl_set_fifo(fdctrl, 7, fdctrl->status0);
|
| 1070 |
} |
| 1071 |
|
| 1072 |
/* Prepare a data transfer (either DMA or FIFO) */
|
| 1073 |
static void fdctrl_start_transfer(FDCtrl *fdctrl, int direction) |
| 1074 |
{
|
| 1075 |
FDrive *cur_drv; |
| 1076 |
uint8_t kh, kt, ks; |
| 1077 |
int did_seek = 0; |
| 1078 |
|
| 1079 |
SET_CUR_DRV(fdctrl, fdctrl->fifo[1] & FD_DOR_SELMASK);
|
| 1080 |
cur_drv = get_cur_drv(fdctrl); |
| 1081 |
kt = fdctrl->fifo[2];
|
| 1082 |
kh = fdctrl->fifo[3];
|
| 1083 |
ks = fdctrl->fifo[4];
|
| 1084 |
FLOPPY_DPRINTF("Start transfer at %d %d %02x %02x (%d)\n",
|
| 1085 |
GET_CUR_DRV(fdctrl), kh, kt, ks, |
| 1086 |
fd_sector_calc(kh, kt, ks, cur_drv->last_sect, |
| 1087 |
NUM_SIDES(cur_drv))); |
| 1088 |
switch (fd_seek(cur_drv, kh, kt, ks, fdctrl->config & FD_CONFIG_EIS)) {
|
| 1089 |
case 2: |
| 1090 |
/* sect too big */
|
| 1091 |
fdctrl_stop_transfer(fdctrl, FD_SR0_ABNTERM, 0x00, 0x00); |
| 1092 |
fdctrl->fifo[3] = kt;
|
| 1093 |
fdctrl->fifo[4] = kh;
|
| 1094 |
fdctrl->fifo[5] = ks;
|
| 1095 |
return;
|
| 1096 |
case 3: |
| 1097 |
/* track too big */
|
| 1098 |
fdctrl_stop_transfer(fdctrl, FD_SR0_ABNTERM, FD_SR1_EC, 0x00);
|
| 1099 |
fdctrl->fifo[3] = kt;
|
| 1100 |
fdctrl->fifo[4] = kh;
|
| 1101 |
fdctrl->fifo[5] = ks;
|
| 1102 |
return;
|
| 1103 |
case 4: |
| 1104 |
/* No seek enabled */
|
| 1105 |
fdctrl_stop_transfer(fdctrl, FD_SR0_ABNTERM, 0x00, 0x00); |
| 1106 |
fdctrl->fifo[3] = kt;
|
| 1107 |
fdctrl->fifo[4] = kh;
|
| 1108 |
fdctrl->fifo[5] = ks;
|
| 1109 |
return;
|
| 1110 |
case 1: |
| 1111 |
did_seek = 1;
|
| 1112 |
break;
|
| 1113 |
default:
|
| 1114 |
break;
|
| 1115 |
} |
| 1116 |
|
| 1117 |
/* Check the data rate. If the programmed data rate does not match
|
| 1118 |
* the currently inserted medium, the operation has to fail. */
|
| 1119 |
if (fdctrl->check_media_rate &&
|
| 1120 |
(fdctrl->dsr & FD_DSR_DRATEMASK) != cur_drv->media_rate) {
|
| 1121 |
FLOPPY_DPRINTF("data rate mismatch (fdc=%d, media=%d)\n",
|
| 1122 |
fdctrl->dsr & FD_DSR_DRATEMASK, cur_drv->media_rate); |
| 1123 |
fdctrl_stop_transfer(fdctrl, FD_SR0_ABNTERM, FD_SR1_MA, 0x00);
|
| 1124 |
fdctrl->fifo[3] = kt;
|
| 1125 |
fdctrl->fifo[4] = kh;
|
| 1126 |
fdctrl->fifo[5] = ks;
|
| 1127 |
return;
|
| 1128 |
} |
| 1129 |
|
| 1130 |
/* Set the FIFO state */
|
| 1131 |
fdctrl->data_dir = direction; |
| 1132 |
fdctrl->data_pos = 0;
|
| 1133 |
fdctrl->msr |= FD_MSR_CMDBUSY; |
| 1134 |
if (fdctrl->fifo[0] & 0x80) |
| 1135 |
fdctrl->data_state |= FD_STATE_MULTI; |
| 1136 |
else
|
| 1137 |
fdctrl->data_state &= ~FD_STATE_MULTI; |
| 1138 |
if (did_seek)
|
| 1139 |
fdctrl->data_state |= FD_STATE_SEEK; |
| 1140 |
else
|
| 1141 |
fdctrl->data_state &= ~FD_STATE_SEEK; |
| 1142 |
if (fdctrl->fifo[5] == 00) { |
| 1143 |
fdctrl->data_len = fdctrl->fifo[8];
|
| 1144 |
} else {
|
| 1145 |
int tmp;
|
| 1146 |
fdctrl->data_len = 128 << (fdctrl->fifo[5] > 7 ? 7 : fdctrl->fifo[5]); |
| 1147 |
tmp = (fdctrl->fifo[6] - ks + 1); |
| 1148 |
if (fdctrl->fifo[0] & 0x80) |
| 1149 |
tmp += fdctrl->fifo[6];
|
| 1150 |
fdctrl->data_len *= tmp; |
| 1151 |
} |
| 1152 |
fdctrl->eot = fdctrl->fifo[6];
|
| 1153 |
if (fdctrl->dor & FD_DOR_DMAEN) {
|
| 1154 |
int dma_mode;
|
| 1155 |
/* DMA transfer are enabled. Check if DMA channel is well programmed */
|
| 1156 |
dma_mode = DMA_get_channel_mode(fdctrl->dma_chann); |
| 1157 |
dma_mode = (dma_mode >> 2) & 3; |
| 1158 |
FLOPPY_DPRINTF("dma_mode=%d direction=%d (%d - %d)\n",
|
| 1159 |
dma_mode, direction, |
| 1160 |
(128 << fdctrl->fifo[5]) * |
| 1161 |
(cur_drv->last_sect - ks + 1), fdctrl->data_len);
|
| 1162 |
if (((direction == FD_DIR_SCANE || direction == FD_DIR_SCANL ||
|
| 1163 |
direction == FD_DIR_SCANH) && dma_mode == 0) ||
|
| 1164 |
(direction == FD_DIR_WRITE && dma_mode == 2) ||
|
| 1165 |
(direction == FD_DIR_READ && dma_mode == 1)) {
|
| 1166 |
/* No access is allowed until DMA transfer has completed */
|
| 1167 |
fdctrl->msr &= ~FD_MSR_RQM; |
| 1168 |
/* Now, we just have to wait for the DMA controller to
|
| 1169 |
* recall us...
|
| 1170 |
*/
|
| 1171 |
DMA_hold_DREQ(fdctrl->dma_chann); |
| 1172 |
DMA_schedule(fdctrl->dma_chann); |
| 1173 |
return;
|
| 1174 |
} else {
|
| 1175 |
FLOPPY_DPRINTF("bad dma_mode=%d direction=%d\n", dma_mode,
|
| 1176 |
direction); |
| 1177 |
} |
| 1178 |
} |
| 1179 |
FLOPPY_DPRINTF("start non-DMA transfer\n");
|
| 1180 |
fdctrl->msr |= FD_MSR_NONDMA; |
| 1181 |
if (direction != FD_DIR_WRITE)
|
| 1182 |
fdctrl->msr |= FD_MSR_DIO; |
| 1183 |
/* IO based transfer: calculate len */
|
| 1184 |
fdctrl_raise_irq(fdctrl, FD_SR0_SEEK); |
| 1185 |
|
| 1186 |
return;
|
| 1187 |
} |
| 1188 |
|
| 1189 |
/* Prepare a transfer of deleted data */
|
| 1190 |
static void fdctrl_start_transfer_del(FDCtrl *fdctrl, int direction) |
| 1191 |
{
|
| 1192 |
qemu_log_mask(LOG_UNIMP, "fdctrl_start_transfer_del() unimplemented\n");
|
| 1193 |
|
| 1194 |
/* We don't handle deleted data,
|
| 1195 |
* so we don't return *ANYTHING*
|
| 1196 |
*/
|
| 1197 |
fdctrl_stop_transfer(fdctrl, FD_SR0_ABNTERM | FD_SR0_SEEK, 0x00, 0x00); |
| 1198 |
} |
| 1199 |
|
| 1200 |
/* handlers for DMA transfers */
|
| 1201 |
static int fdctrl_transfer_handler (void *opaque, int nchan, |
| 1202 |
int dma_pos, int dma_len) |
| 1203 |
{
|
| 1204 |
FDCtrl *fdctrl; |
| 1205 |
FDrive *cur_drv; |
| 1206 |
int len, start_pos, rel_pos;
|
| 1207 |
uint8_t status0 = 0x00, status1 = 0x00, status2 = 0x00; |
| 1208 |
|
| 1209 |
fdctrl = opaque; |
| 1210 |
if (fdctrl->msr & FD_MSR_RQM) {
|
| 1211 |
FLOPPY_DPRINTF("Not in DMA transfer mode !\n");
|
| 1212 |
return 0; |
| 1213 |
} |
| 1214 |
cur_drv = get_cur_drv(fdctrl); |
| 1215 |
if (fdctrl->data_dir == FD_DIR_SCANE || fdctrl->data_dir == FD_DIR_SCANL ||
|
| 1216 |
fdctrl->data_dir == FD_DIR_SCANH) |
| 1217 |
status2 = FD_SR2_SNS; |
| 1218 |
if (dma_len > fdctrl->data_len)
|
| 1219 |
dma_len = fdctrl->data_len; |
| 1220 |
if (cur_drv->bs == NULL) { |
| 1221 |
if (fdctrl->data_dir == FD_DIR_WRITE)
|
| 1222 |
fdctrl_stop_transfer(fdctrl, FD_SR0_ABNTERM | FD_SR0_SEEK, 0x00, 0x00); |
| 1223 |
else
|
| 1224 |
fdctrl_stop_transfer(fdctrl, FD_SR0_ABNTERM, 0x00, 0x00); |
| 1225 |
len = 0;
|
| 1226 |
goto transfer_error;
|
| 1227 |
} |
| 1228 |
rel_pos = fdctrl->data_pos % FD_SECTOR_LEN; |
| 1229 |
for (start_pos = fdctrl->data_pos; fdctrl->data_pos < dma_len;) {
|
| 1230 |
len = dma_len - fdctrl->data_pos; |
| 1231 |
if (len + rel_pos > FD_SECTOR_LEN)
|
| 1232 |
len = FD_SECTOR_LEN - rel_pos; |
| 1233 |
FLOPPY_DPRINTF("copy %d bytes (%d %d %d) %d pos %d %02x "
|
| 1234 |
"(%d-0x%08x 0x%08x)\n", len, dma_len, fdctrl->data_pos,
|
| 1235 |
fdctrl->data_len, GET_CUR_DRV(fdctrl), cur_drv->head, |
| 1236 |
cur_drv->track, cur_drv->sect, fd_sector(cur_drv), |
| 1237 |
fd_sector(cur_drv) * FD_SECTOR_LEN); |
| 1238 |
if (fdctrl->data_dir != FD_DIR_WRITE ||
|
| 1239 |
len < FD_SECTOR_LEN || rel_pos != 0) {
|
| 1240 |
/* READ & SCAN commands and realign to a sector for WRITE */
|
| 1241 |
if (bdrv_read(cur_drv->bs, fd_sector(cur_drv),
|
| 1242 |
fdctrl->fifo, 1) < 0) { |
| 1243 |
FLOPPY_DPRINTF("Floppy: error getting sector %d\n",
|
| 1244 |
fd_sector(cur_drv)); |
| 1245 |
/* Sure, image size is too small... */
|
| 1246 |
memset(fdctrl->fifo, 0, FD_SECTOR_LEN);
|
| 1247 |
} |
| 1248 |
} |
| 1249 |
switch (fdctrl->data_dir) {
|
| 1250 |
case FD_DIR_READ:
|
| 1251 |
/* READ commands */
|
| 1252 |
DMA_write_memory (nchan, fdctrl->fifo + rel_pos, |
| 1253 |
fdctrl->data_pos, len); |
| 1254 |
break;
|
| 1255 |
case FD_DIR_WRITE:
|
| 1256 |
/* WRITE commands */
|
| 1257 |
if (cur_drv->ro) {
|
| 1258 |
/* Handle readonly medium early, no need to do DMA, touch the
|
| 1259 |
* LED or attempt any writes. A real floppy doesn't attempt
|
| 1260 |
* to write to readonly media either. */
|
| 1261 |
fdctrl_stop_transfer(fdctrl, |
| 1262 |
FD_SR0_ABNTERM | FD_SR0_SEEK, FD_SR1_NW, |
| 1263 |
0x00);
|
| 1264 |
goto transfer_error;
|
| 1265 |
} |
| 1266 |
|
| 1267 |
DMA_read_memory (nchan, fdctrl->fifo + rel_pos, |
| 1268 |
fdctrl->data_pos, len); |
| 1269 |
if (bdrv_write(cur_drv->bs, fd_sector(cur_drv),
|
| 1270 |
fdctrl->fifo, 1) < 0) { |
| 1271 |
FLOPPY_DPRINTF("error writing sector %d\n",
|
| 1272 |
fd_sector(cur_drv)); |
| 1273 |
fdctrl_stop_transfer(fdctrl, FD_SR0_ABNTERM | FD_SR0_SEEK, 0x00, 0x00); |
| 1274 |
goto transfer_error;
|
| 1275 |
} |
| 1276 |
break;
|
| 1277 |
default:
|
| 1278 |
/* SCAN commands */
|
| 1279 |
{
|
| 1280 |
uint8_t tmpbuf[FD_SECTOR_LEN]; |
| 1281 |
int ret;
|
| 1282 |
DMA_read_memory (nchan, tmpbuf, fdctrl->data_pos, len); |
| 1283 |
ret = memcmp(tmpbuf, fdctrl->fifo + rel_pos, len); |
| 1284 |
if (ret == 0) { |
| 1285 |
status2 = FD_SR2_SEH; |
| 1286 |
goto end_transfer;
|
| 1287 |
} |
| 1288 |
if ((ret < 0 && fdctrl->data_dir == FD_DIR_SCANL) || |
| 1289 |
(ret > 0 && fdctrl->data_dir == FD_DIR_SCANH)) {
|
| 1290 |
status2 = 0x00;
|
| 1291 |
goto end_transfer;
|
| 1292 |
} |
| 1293 |
} |
| 1294 |
break;
|
| 1295 |
} |
| 1296 |
fdctrl->data_pos += len; |
| 1297 |
rel_pos = fdctrl->data_pos % FD_SECTOR_LEN; |
| 1298 |
if (rel_pos == 0) { |
| 1299 |
/* Seek to next sector */
|
| 1300 |
if (!fdctrl_seek_to_next_sect(fdctrl, cur_drv))
|
| 1301 |
break;
|
| 1302 |
} |
| 1303 |
} |
| 1304 |
end_transfer:
|
| 1305 |
len = fdctrl->data_pos - start_pos; |
| 1306 |
FLOPPY_DPRINTF("end transfer %d %d %d\n",
|
| 1307 |
fdctrl->data_pos, len, fdctrl->data_len); |
| 1308 |
if (fdctrl->data_dir == FD_DIR_SCANE ||
|
| 1309 |
fdctrl->data_dir == FD_DIR_SCANL || |
| 1310 |
fdctrl->data_dir == FD_DIR_SCANH) |
| 1311 |
status2 = FD_SR2_SEH; |
| 1312 |
if (FD_DID_SEEK(fdctrl->data_state))
|
| 1313 |
status0 |= FD_SR0_SEEK; |
| 1314 |
fdctrl->data_len -= len; |
| 1315 |
fdctrl_stop_transfer(fdctrl, status0, status1, status2); |
| 1316 |
transfer_error:
|
| 1317 |
|
| 1318 |
return len;
|
| 1319 |
} |
| 1320 |
|
| 1321 |
/* Data register : 0x05 */
|
| 1322 |
static uint32_t fdctrl_read_data(FDCtrl *fdctrl)
|
| 1323 |
{
|
| 1324 |
FDrive *cur_drv; |
| 1325 |
uint32_t retval = 0;
|
| 1326 |
int pos;
|
| 1327 |
|
| 1328 |
cur_drv = get_cur_drv(fdctrl); |
| 1329 |
fdctrl->dsr &= ~FD_DSR_PWRDOWN; |
| 1330 |
if (!(fdctrl->msr & FD_MSR_RQM) || !(fdctrl->msr & FD_MSR_DIO)) {
|
| 1331 |
FLOPPY_DPRINTF("error: controller not ready for reading\n");
|
| 1332 |
return 0; |
| 1333 |
} |
| 1334 |
pos = fdctrl->data_pos; |
| 1335 |
if (fdctrl->msr & FD_MSR_NONDMA) {
|
| 1336 |
pos %= FD_SECTOR_LEN; |
| 1337 |
if (pos == 0) { |
| 1338 |
if (fdctrl->data_pos != 0) |
| 1339 |
if (!fdctrl_seek_to_next_sect(fdctrl, cur_drv)) {
|
| 1340 |
FLOPPY_DPRINTF("error seeking to next sector %d\n",
|
| 1341 |
fd_sector(cur_drv)); |
| 1342 |
return 0; |
| 1343 |
} |
| 1344 |
if (bdrv_read(cur_drv->bs, fd_sector(cur_drv), fdctrl->fifo, 1) < 0) { |
| 1345 |
FLOPPY_DPRINTF("error getting sector %d\n",
|
| 1346 |
fd_sector(cur_drv)); |
| 1347 |
/* Sure, image size is too small... */
|
| 1348 |
memset(fdctrl->fifo, 0, FD_SECTOR_LEN);
|
| 1349 |
} |
| 1350 |
} |
| 1351 |
} |
| 1352 |
retval = fdctrl->fifo[pos]; |
| 1353 |
if (++fdctrl->data_pos == fdctrl->data_len) {
|
| 1354 |
fdctrl->data_pos = 0;
|
| 1355 |
/* Switch from transfer mode to status mode
|
| 1356 |
* then from status mode to command mode
|
| 1357 |
*/
|
| 1358 |
if (fdctrl->msr & FD_MSR_NONDMA) {
|
| 1359 |
fdctrl_stop_transfer(fdctrl, FD_SR0_SEEK, 0x00, 0x00); |
| 1360 |
} else {
|
| 1361 |
fdctrl_reset_fifo(fdctrl); |
| 1362 |
fdctrl_reset_irq(fdctrl); |
| 1363 |
} |
| 1364 |
} |
| 1365 |
FLOPPY_DPRINTF("data register: 0x%02x\n", retval);
|
| 1366 |
|
| 1367 |
return retval;
|
| 1368 |
} |
| 1369 |
|
| 1370 |
static void fdctrl_format_sector(FDCtrl *fdctrl) |
| 1371 |
{
|
| 1372 |
FDrive *cur_drv; |
| 1373 |
uint8_t kh, kt, ks; |
| 1374 |
|
| 1375 |
SET_CUR_DRV(fdctrl, fdctrl->fifo[1] & FD_DOR_SELMASK);
|
| 1376 |
cur_drv = get_cur_drv(fdctrl); |
| 1377 |
kt = fdctrl->fifo[6];
|
| 1378 |
kh = fdctrl->fifo[7];
|
| 1379 |
ks = fdctrl->fifo[8];
|
| 1380 |
FLOPPY_DPRINTF("format sector at %d %d %02x %02x (%d)\n",
|
| 1381 |
GET_CUR_DRV(fdctrl), kh, kt, ks, |
| 1382 |
fd_sector_calc(kh, kt, ks, cur_drv->last_sect, |
| 1383 |
NUM_SIDES(cur_drv))); |
| 1384 |
switch (fd_seek(cur_drv, kh, kt, ks, fdctrl->config & FD_CONFIG_EIS)) {
|
| 1385 |
case 2: |
| 1386 |
/* sect too big */
|
| 1387 |
fdctrl_stop_transfer(fdctrl, FD_SR0_ABNTERM, 0x00, 0x00); |
| 1388 |
fdctrl->fifo[3] = kt;
|
| 1389 |
fdctrl->fifo[4] = kh;
|
| 1390 |
fdctrl->fifo[5] = ks;
|
| 1391 |
return;
|
| 1392 |
case 3: |
| 1393 |
/* track too big */
|
| 1394 |
fdctrl_stop_transfer(fdctrl, FD_SR0_ABNTERM, FD_SR1_EC, 0x00);
|
| 1395 |
fdctrl->fifo[3] = kt;
|
| 1396 |
fdctrl->fifo[4] = kh;
|
| 1397 |
fdctrl->fifo[5] = ks;
|
| 1398 |
return;
|
| 1399 |
case 4: |
| 1400 |
/* No seek enabled */
|
| 1401 |
fdctrl_stop_transfer(fdctrl, FD_SR0_ABNTERM, 0x00, 0x00); |
| 1402 |
fdctrl->fifo[3] = kt;
|
| 1403 |
fdctrl->fifo[4] = kh;
|
| 1404 |
fdctrl->fifo[5] = ks;
|
| 1405 |
return;
|
| 1406 |
case 1: |
| 1407 |
fdctrl->data_state |= FD_STATE_SEEK; |
| 1408 |
break;
|
| 1409 |
default:
|
| 1410 |
break;
|
| 1411 |
} |
| 1412 |
memset(fdctrl->fifo, 0, FD_SECTOR_LEN);
|
| 1413 |
if (cur_drv->bs == NULL || |
| 1414 |
bdrv_write(cur_drv->bs, fd_sector(cur_drv), fdctrl->fifo, 1) < 0) { |
| 1415 |
FLOPPY_DPRINTF("error formatting sector %d\n", fd_sector(cur_drv));
|
| 1416 |
fdctrl_stop_transfer(fdctrl, FD_SR0_ABNTERM | FD_SR0_SEEK, 0x00, 0x00); |
| 1417 |
} else {
|
| 1418 |
if (cur_drv->sect == cur_drv->last_sect) {
|
| 1419 |
fdctrl->data_state &= ~FD_STATE_FORMAT; |
| 1420 |
/* Last sector done */
|
| 1421 |
if (FD_DID_SEEK(fdctrl->data_state))
|
| 1422 |
fdctrl_stop_transfer(fdctrl, FD_SR0_SEEK, 0x00, 0x00); |
| 1423 |
else
|
| 1424 |
fdctrl_stop_transfer(fdctrl, 0x00, 0x00, 0x00); |
| 1425 |
} else {
|
| 1426 |
/* More to do */
|
| 1427 |
fdctrl->data_pos = 0;
|
| 1428 |
fdctrl->data_len = 4;
|
| 1429 |
} |
| 1430 |
} |
| 1431 |
} |
| 1432 |
|
| 1433 |
static void fdctrl_handle_lock(FDCtrl *fdctrl, int direction) |
| 1434 |
{
|
| 1435 |
fdctrl->lock = (fdctrl->fifo[0] & 0x80) ? 1 : 0; |
| 1436 |
fdctrl->fifo[0] = fdctrl->lock << 4; |
| 1437 |
fdctrl_set_fifo(fdctrl, 1, 0); |
| 1438 |
} |
| 1439 |
|
| 1440 |
static void fdctrl_handle_dumpreg(FDCtrl *fdctrl, int direction) |
| 1441 |
{
|
| 1442 |
FDrive *cur_drv = get_cur_drv(fdctrl); |
| 1443 |
|
| 1444 |
/* Drives position */
|
| 1445 |
fdctrl->fifo[0] = drv0(fdctrl)->track;
|
| 1446 |
fdctrl->fifo[1] = drv1(fdctrl)->track;
|
| 1447 |
#if MAX_FD == 4 |
| 1448 |
fdctrl->fifo[2] = drv2(fdctrl)->track;
|
| 1449 |
fdctrl->fifo[3] = drv3(fdctrl)->track;
|
| 1450 |
#else
|
| 1451 |
fdctrl->fifo[2] = 0; |
| 1452 |
fdctrl->fifo[3] = 0; |
| 1453 |
#endif
|
| 1454 |
/* timers */
|
| 1455 |
fdctrl->fifo[4] = fdctrl->timer0;
|
| 1456 |
fdctrl->fifo[5] = (fdctrl->timer1 << 1) | (fdctrl->dor & FD_DOR_DMAEN ? 1 : 0); |
| 1457 |
fdctrl->fifo[6] = cur_drv->last_sect;
|
| 1458 |
fdctrl->fifo[7] = (fdctrl->lock << 7) | |
| 1459 |
(cur_drv->perpendicular << 2);
|
| 1460 |
fdctrl->fifo[8] = fdctrl->config;
|
| 1461 |
fdctrl->fifo[9] = fdctrl->precomp_trk;
|
| 1462 |
fdctrl_set_fifo(fdctrl, 10, 0); |
| 1463 |
} |
| 1464 |
|
| 1465 |
static void fdctrl_handle_version(FDCtrl *fdctrl, int direction) |
| 1466 |
{
|
| 1467 |
/* Controller's version */
|
| 1468 |
fdctrl->fifo[0] = fdctrl->version;
|
| 1469 |
fdctrl_set_fifo(fdctrl, 1, 0); |
| 1470 |
} |
| 1471 |
|
| 1472 |
static void fdctrl_handle_partid(FDCtrl *fdctrl, int direction) |
| 1473 |
{
|
| 1474 |
fdctrl->fifo[0] = 0x41; /* Stepping 1 */ |
| 1475 |
fdctrl_set_fifo(fdctrl, 1, 0); |
| 1476 |
} |
| 1477 |
|
| 1478 |
static void fdctrl_handle_restore(FDCtrl *fdctrl, int direction) |
| 1479 |
{
|
| 1480 |
FDrive *cur_drv = get_cur_drv(fdctrl); |
| 1481 |
|
| 1482 |
/* Drives position */
|
| 1483 |
drv0(fdctrl)->track = fdctrl->fifo[3];
|
| 1484 |
drv1(fdctrl)->track = fdctrl->fifo[4];
|
| 1485 |
#if MAX_FD == 4 |
| 1486 |
drv2(fdctrl)->track = fdctrl->fifo[5];
|
| 1487 |
drv3(fdctrl)->track = fdctrl->fifo[6];
|
| 1488 |
#endif
|
| 1489 |
/* timers */
|
| 1490 |
fdctrl->timer0 = fdctrl->fifo[7];
|
| 1491 |
fdctrl->timer1 = fdctrl->fifo[8];
|
| 1492 |
cur_drv->last_sect = fdctrl->fifo[9];
|
| 1493 |
fdctrl->lock = fdctrl->fifo[10] >> 7; |
| 1494 |
cur_drv->perpendicular = (fdctrl->fifo[10] >> 2) & 0xF; |
| 1495 |
fdctrl->config = fdctrl->fifo[11];
|
| 1496 |
fdctrl->precomp_trk = fdctrl->fifo[12];
|
| 1497 |
fdctrl->pwrd = fdctrl->fifo[13];
|
| 1498 |
fdctrl_reset_fifo(fdctrl); |
| 1499 |
} |
| 1500 |
|
| 1501 |
static void fdctrl_handle_save(FDCtrl *fdctrl, int direction) |
| 1502 |
{
|
| 1503 |
FDrive *cur_drv = get_cur_drv(fdctrl); |
| 1504 |
|
| 1505 |
fdctrl->fifo[0] = 0; |
| 1506 |
fdctrl->fifo[1] = 0; |
| 1507 |
/* Drives position */
|
| 1508 |
fdctrl->fifo[2] = drv0(fdctrl)->track;
|
| 1509 |
fdctrl->fifo[3] = drv1(fdctrl)->track;
|
| 1510 |
#if MAX_FD == 4 |
| 1511 |
fdctrl->fifo[4] = drv2(fdctrl)->track;
|
| 1512 |
fdctrl->fifo[5] = drv3(fdctrl)->track;
|
| 1513 |
#else
|
| 1514 |
fdctrl->fifo[4] = 0; |
| 1515 |
fdctrl->fifo[5] = 0; |
| 1516 |
#endif
|
| 1517 |
/* timers */
|
| 1518 |
fdctrl->fifo[6] = fdctrl->timer0;
|
| 1519 |
fdctrl->fifo[7] = fdctrl->timer1;
|
| 1520 |
fdctrl->fifo[8] = cur_drv->last_sect;
|
| 1521 |
fdctrl->fifo[9] = (fdctrl->lock << 7) | |
| 1522 |
(cur_drv->perpendicular << 2);
|
| 1523 |
fdctrl->fifo[10] = fdctrl->config;
|
| 1524 |
fdctrl->fifo[11] = fdctrl->precomp_trk;
|
| 1525 |
fdctrl->fifo[12] = fdctrl->pwrd;
|
| 1526 |
fdctrl->fifo[13] = 0; |
| 1527 |
fdctrl->fifo[14] = 0; |
| 1528 |
fdctrl_set_fifo(fdctrl, 15, 0); |
| 1529 |
} |
| 1530 |
|
| 1531 |
static void fdctrl_handle_readid(FDCtrl *fdctrl, int direction) |
| 1532 |
{
|
| 1533 |
FDrive *cur_drv = get_cur_drv(fdctrl); |
| 1534 |
|
| 1535 |
cur_drv->head = (fdctrl->fifo[1] >> 2) & 1; |
| 1536 |
qemu_mod_timer(fdctrl->result_timer, |
| 1537 |
qemu_get_clock_ns(vm_clock) + (get_ticks_per_sec() / 50));
|
| 1538 |
} |
| 1539 |
|
| 1540 |
static void fdctrl_handle_format_track(FDCtrl *fdctrl, int direction) |
| 1541 |
{
|
| 1542 |
FDrive *cur_drv; |
| 1543 |
|
| 1544 |
SET_CUR_DRV(fdctrl, fdctrl->fifo[1] & FD_DOR_SELMASK);
|
| 1545 |
cur_drv = get_cur_drv(fdctrl); |
| 1546 |
fdctrl->data_state |= FD_STATE_FORMAT; |
| 1547 |
if (fdctrl->fifo[0] & 0x80) |
| 1548 |
fdctrl->data_state |= FD_STATE_MULTI; |
| 1549 |
else
|
| 1550 |
fdctrl->data_state &= ~FD_STATE_MULTI; |
| 1551 |
fdctrl->data_state &= ~FD_STATE_SEEK; |
| 1552 |
cur_drv->bps = |
| 1553 |
fdctrl->fifo[2] > 7 ? 16384 : 128 << fdctrl->fifo[2]; |
| 1554 |
#if 0
|
| 1555 |
cur_drv->last_sect =
|
| 1556 |
cur_drv->flags & FDISK_DBL_SIDES ? fdctrl->fifo[3] :
|
| 1557 |
fdctrl->fifo[3] / 2;
|
| 1558 |
#else
|
| 1559 |
cur_drv->last_sect = fdctrl->fifo[3];
|
| 1560 |
#endif
|
| 1561 |
/* TODO: implement format using DMA expected by the Bochs BIOS
|
| 1562 |
* and Linux fdformat (read 3 bytes per sector via DMA and fill
|
| 1563 |
* the sector with the specified fill byte
|
| 1564 |
*/
|
| 1565 |
fdctrl->data_state &= ~FD_STATE_FORMAT; |
| 1566 |
fdctrl_stop_transfer(fdctrl, 0x00, 0x00, 0x00); |
| 1567 |
} |
| 1568 |
|
| 1569 |
static void fdctrl_handle_specify(FDCtrl *fdctrl, int direction) |
| 1570 |
{
|
| 1571 |
fdctrl->timer0 = (fdctrl->fifo[1] >> 4) & 0xF; |
| 1572 |
fdctrl->timer1 = fdctrl->fifo[2] >> 1; |
| 1573 |
if (fdctrl->fifo[2] & 1) |
| 1574 |
fdctrl->dor &= ~FD_DOR_DMAEN; |
| 1575 |
else
|
| 1576 |
fdctrl->dor |= FD_DOR_DMAEN; |
| 1577 |
/* No result back */
|
| 1578 |
fdctrl_reset_fifo(fdctrl); |
| 1579 |
} |
| 1580 |
|
| 1581 |
static void fdctrl_handle_sense_drive_status(FDCtrl *fdctrl, int direction) |
| 1582 |
{
|
| 1583 |
FDrive *cur_drv; |
| 1584 |
|
| 1585 |
SET_CUR_DRV(fdctrl, fdctrl->fifo[1] & FD_DOR_SELMASK);
|
| 1586 |
cur_drv = get_cur_drv(fdctrl); |
| 1587 |
cur_drv->head = (fdctrl->fifo[1] >> 2) & 1; |
| 1588 |
/* 1 Byte status back */
|
| 1589 |
fdctrl->fifo[0] = (cur_drv->ro << 6) | |
| 1590 |
(cur_drv->track == 0 ? 0x10 : 0x00) | |
| 1591 |
(cur_drv->head << 2) |
|
| 1592 |
GET_CUR_DRV(fdctrl) | |
| 1593 |
0x28;
|
| 1594 |
fdctrl_set_fifo(fdctrl, 1, 0); |
| 1595 |
} |
| 1596 |
|
| 1597 |
static void fdctrl_handle_recalibrate(FDCtrl *fdctrl, int direction) |
| 1598 |
{
|
| 1599 |
FDrive *cur_drv; |
| 1600 |
|
| 1601 |
SET_CUR_DRV(fdctrl, fdctrl->fifo[1] & FD_DOR_SELMASK);
|
| 1602 |
cur_drv = get_cur_drv(fdctrl); |
| 1603 |
fd_recalibrate(cur_drv); |
| 1604 |
fdctrl_reset_fifo(fdctrl); |
| 1605 |
/* Raise Interrupt */
|
| 1606 |
fdctrl_raise_irq(fdctrl, FD_SR0_SEEK); |
| 1607 |
} |
| 1608 |
|
| 1609 |
static void fdctrl_handle_sense_interrupt_status(FDCtrl *fdctrl, int direction) |
| 1610 |
{
|
| 1611 |
FDrive *cur_drv = get_cur_drv(fdctrl); |
| 1612 |
|
| 1613 |
if (fdctrl->reset_sensei > 0) { |
| 1614 |
fdctrl->fifo[0] =
|
| 1615 |
FD_SR0_RDYCHG + FD_RESET_SENSEI_COUNT - fdctrl->reset_sensei; |
| 1616 |
fdctrl->reset_sensei--; |
| 1617 |
} else if (!(fdctrl->sra & FD_SRA_INTPEND)) { |
| 1618 |
fdctrl->fifo[0] = FD_SR0_INVCMD;
|
| 1619 |
fdctrl_set_fifo(fdctrl, 1, 0); |
| 1620 |
return;
|
| 1621 |
} else {
|
| 1622 |
fdctrl->fifo[0] =
|
| 1623 |
(fdctrl->status0 & ~(FD_SR0_HEAD | FD_SR0_DS1 | FD_SR0_DS0)) |
| 1624 |
| GET_CUR_DRV(fdctrl); |
| 1625 |
} |
| 1626 |
|
| 1627 |
fdctrl->fifo[1] = cur_drv->track;
|
| 1628 |
fdctrl_set_fifo(fdctrl, 2, 0); |
| 1629 |
fdctrl_reset_irq(fdctrl); |
| 1630 |
fdctrl->status0 = FD_SR0_RDYCHG; |
| 1631 |
} |
| 1632 |
|
| 1633 |
static void fdctrl_handle_seek(FDCtrl *fdctrl, int direction) |
| 1634 |
{
|
| 1635 |
FDrive *cur_drv; |
| 1636 |
|
| 1637 |
SET_CUR_DRV(fdctrl, fdctrl->fifo[1] & FD_DOR_SELMASK);
|
| 1638 |
cur_drv = get_cur_drv(fdctrl); |
| 1639 |
fdctrl_reset_fifo(fdctrl); |
| 1640 |
/* The seek command just sends step pulses to the drive and doesn't care if
|
| 1641 |
* there is a medium inserted of if it's banging the head against the drive.
|
| 1642 |
*/
|
| 1643 |
fd_seek(cur_drv, cur_drv->head, fdctrl->fifo[2], cur_drv->sect, 1); |
| 1644 |
/* Raise Interrupt */
|
| 1645 |
fdctrl_raise_irq(fdctrl, FD_SR0_SEEK); |
| 1646 |
} |
| 1647 |
|
| 1648 |
static void fdctrl_handle_perpendicular_mode(FDCtrl *fdctrl, int direction) |
| 1649 |
{
|
| 1650 |
FDrive *cur_drv = get_cur_drv(fdctrl); |
| 1651 |
|
| 1652 |
if (fdctrl->fifo[1] & 0x80) |
| 1653 |
cur_drv->perpendicular = fdctrl->fifo[1] & 0x7; |
| 1654 |
/* No result back */
|
| 1655 |
fdctrl_reset_fifo(fdctrl); |
| 1656 |
} |
| 1657 |
|
| 1658 |
static void fdctrl_handle_configure(FDCtrl *fdctrl, int direction) |
| 1659 |
{
|
| 1660 |
fdctrl->config = fdctrl->fifo[2];
|
| 1661 |
fdctrl->precomp_trk = fdctrl->fifo[3];
|
| 1662 |
/* No result back */
|
| 1663 |
fdctrl_reset_fifo(fdctrl); |
| 1664 |
} |
| 1665 |
|
| 1666 |
static void fdctrl_handle_powerdown_mode(FDCtrl *fdctrl, int direction) |
| 1667 |
{
|
| 1668 |
fdctrl->pwrd = fdctrl->fifo[1];
|
| 1669 |
fdctrl->fifo[0] = fdctrl->fifo[1]; |
| 1670 |
fdctrl_set_fifo(fdctrl, 1, 0); |
| 1671 |
} |
| 1672 |
|
| 1673 |
static void fdctrl_handle_option(FDCtrl *fdctrl, int direction) |
| 1674 |
{
|
| 1675 |
/* No result back */
|
| 1676 |
fdctrl_reset_fifo(fdctrl); |
| 1677 |
} |
| 1678 |
|
| 1679 |
static void fdctrl_handle_drive_specification_command(FDCtrl *fdctrl, int direction) |
| 1680 |
{
|
| 1681 |
FDrive *cur_drv = get_cur_drv(fdctrl); |
| 1682 |
|
| 1683 |
if (fdctrl->fifo[fdctrl->data_pos - 1] & 0x80) { |
| 1684 |
/* Command parameters done */
|
| 1685 |
if (fdctrl->fifo[fdctrl->data_pos - 1] & 0x40) { |
| 1686 |
fdctrl->fifo[0] = fdctrl->fifo[1]; |
| 1687 |
fdctrl->fifo[2] = 0; |
| 1688 |
fdctrl->fifo[3] = 0; |
| 1689 |
fdctrl_set_fifo(fdctrl, 4, 0); |
| 1690 |
} else {
|
| 1691 |
fdctrl_reset_fifo(fdctrl); |
| 1692 |
} |
| 1693 |
} else if (fdctrl->data_len > 7) { |
| 1694 |
/* ERROR */
|
| 1695 |
fdctrl->fifo[0] = 0x80 | |
| 1696 |
(cur_drv->head << 2) | GET_CUR_DRV(fdctrl);
|
| 1697 |
fdctrl_set_fifo(fdctrl, 1, 0); |
| 1698 |
} |
| 1699 |
} |
| 1700 |
|
| 1701 |
static void fdctrl_handle_relative_seek_out(FDCtrl *fdctrl, int direction) |
| 1702 |
{
|
| 1703 |
FDrive *cur_drv; |
| 1704 |
|
| 1705 |
SET_CUR_DRV(fdctrl, fdctrl->fifo[1] & FD_DOR_SELMASK);
|
| 1706 |
cur_drv = get_cur_drv(fdctrl); |
| 1707 |
if (fdctrl->fifo[2] + cur_drv->track >= cur_drv->max_track) { |
| 1708 |
fd_seek(cur_drv, cur_drv->head, cur_drv->max_track - 1,
|
| 1709 |
cur_drv->sect, 1);
|
| 1710 |
} else {
|
| 1711 |
fd_seek(cur_drv, cur_drv->head, fdctrl->fifo[2], cur_drv->sect, 1); |
| 1712 |
} |
| 1713 |
fdctrl_reset_fifo(fdctrl); |
| 1714 |
/* Raise Interrupt */
|
| 1715 |
fdctrl_raise_irq(fdctrl, FD_SR0_SEEK); |
| 1716 |
} |
| 1717 |
|
| 1718 |
static void fdctrl_handle_relative_seek_in(FDCtrl *fdctrl, int direction) |
| 1719 |
{
|
| 1720 |
FDrive *cur_drv; |
| 1721 |
|
| 1722 |
SET_CUR_DRV(fdctrl, fdctrl->fifo[1] & FD_DOR_SELMASK);
|
| 1723 |
cur_drv = get_cur_drv(fdctrl); |
| 1724 |
if (fdctrl->fifo[2] > cur_drv->track) { |
| 1725 |
fd_seek(cur_drv, cur_drv->head, 0, cur_drv->sect, 1); |
| 1726 |
} else {
|
| 1727 |
fd_seek(cur_drv, cur_drv->head, fdctrl->fifo[2], cur_drv->sect, 1); |
| 1728 |
} |
| 1729 |
fdctrl_reset_fifo(fdctrl); |
| 1730 |
/* Raise Interrupt */
|
| 1731 |
fdctrl_raise_irq(fdctrl, FD_SR0_SEEK); |
| 1732 |
} |
| 1733 |
|
| 1734 |
static const struct { |
| 1735 |
uint8_t value; |
| 1736 |
uint8_t mask; |
| 1737 |
const char* name; |
| 1738 |
int parameters;
|
| 1739 |
void (*handler)(FDCtrl *fdctrl, int direction); |
| 1740 |
int direction;
|
| 1741 |
} handlers[] = {
|
| 1742 |
{ FD_CMD_READ, 0x1f, "READ", 8, fdctrl_start_transfer, FD_DIR_READ },
|
| 1743 |
{ FD_CMD_WRITE, 0x3f, "WRITE", 8, fdctrl_start_transfer, FD_DIR_WRITE },
|
| 1744 |
{ FD_CMD_SEEK, 0xff, "SEEK", 2, fdctrl_handle_seek },
|
| 1745 |
{ FD_CMD_SENSE_INTERRUPT_STATUS, 0xff, "SENSE INTERRUPT STATUS", 0, fdctrl_handle_sense_interrupt_status },
|
| 1746 |
{ FD_CMD_RECALIBRATE, 0xff, "RECALIBRATE", 1, fdctrl_handle_recalibrate },
|
| 1747 |
{ FD_CMD_FORMAT_TRACK, 0xbf, "FORMAT TRACK", 5, fdctrl_handle_format_track },
|
| 1748 |
{ FD_CMD_READ_TRACK, 0xbf, "READ TRACK", 8, fdctrl_start_transfer, FD_DIR_READ },
|
| 1749 |
{ FD_CMD_RESTORE, 0xff, "RESTORE", 17, fdctrl_handle_restore }, /* part of READ DELETED DATA */
|
| 1750 |
{ FD_CMD_SAVE, 0xff, "SAVE", 0, fdctrl_handle_save }, /* part of READ DELETED DATA */
|
| 1751 |
{ FD_CMD_READ_DELETED, 0x1f, "READ DELETED DATA", 8, fdctrl_start_transfer_del, FD_DIR_READ },
|
| 1752 |
{ FD_CMD_SCAN_EQUAL, 0x1f, "SCAN EQUAL", 8, fdctrl_start_transfer, FD_DIR_SCANE },
|
| 1753 |
{ FD_CMD_VERIFY, 0x1f, "VERIFY", 8, fdctrl_unimplemented },
|
| 1754 |
{ FD_CMD_SCAN_LOW_OR_EQUAL, 0x1f, "SCAN LOW OR EQUAL", 8, fdctrl_start_transfer, FD_DIR_SCANL },
|
| 1755 |
{ FD_CMD_SCAN_HIGH_OR_EQUAL, 0x1f, "SCAN HIGH OR EQUAL", 8, fdctrl_start_transfer, FD_DIR_SCANH },
|
| 1756 |
{ FD_CMD_WRITE_DELETED, 0x3f, "WRITE DELETED DATA", 8, fdctrl_start_transfer_del, FD_DIR_WRITE },
|
| 1757 |
{ FD_CMD_READ_ID, 0xbf, "READ ID", 1, fdctrl_handle_readid },
|
| 1758 |
{ FD_CMD_SPECIFY, 0xff, "SPECIFY", 2, fdctrl_handle_specify },
|
| 1759 |
{ FD_CMD_SENSE_DRIVE_STATUS, 0xff, "SENSE DRIVE STATUS", 1, fdctrl_handle_sense_drive_status },
|
| 1760 |
{ FD_CMD_PERPENDICULAR_MODE, 0xff, "PERPENDICULAR MODE", 1, fdctrl_handle_perpendicular_mode },
|
| 1761 |
{ FD_CMD_CONFIGURE, 0xff, "CONFIGURE", 3, fdctrl_handle_configure },
|
| 1762 |
{ FD_CMD_POWERDOWN_MODE, 0xff, "POWERDOWN MODE", 2, fdctrl_handle_powerdown_mode },
|
| 1763 |
{ FD_CMD_OPTION, 0xff, "OPTION", 1, fdctrl_handle_option },
|
| 1764 |
{ FD_CMD_DRIVE_SPECIFICATION_COMMAND, 0xff, "DRIVE SPECIFICATION COMMAND", 5, fdctrl_handle_drive_specification_command },
|
| 1765 |
{ FD_CMD_RELATIVE_SEEK_OUT, 0xff, "RELATIVE SEEK OUT", 2, fdctrl_handle_relative_seek_out },
|
| 1766 |
{ FD_CMD_FORMAT_AND_WRITE, 0xff, "FORMAT AND WRITE", 10, fdctrl_unimplemented },
|
| 1767 |
{ FD_CMD_RELATIVE_SEEK_IN, 0xff, "RELATIVE SEEK IN", 2, fdctrl_handle_relative_seek_in },
|
| 1768 |
{ FD_CMD_LOCK, 0x7f, "LOCK", 0, fdctrl_handle_lock },
|
| 1769 |
{ FD_CMD_DUMPREG, 0xff, "DUMPREG", 0, fdctrl_handle_dumpreg },
|
| 1770 |
{ FD_CMD_VERSION, 0xff, "VERSION", 0, fdctrl_handle_version },
|
| 1771 |
{ FD_CMD_PART_ID, 0xff, "PART ID", 0, fdctrl_handle_partid },
|
| 1772 |
{ FD_CMD_WRITE, 0x1f, "WRITE (BeOS)", 8, fdctrl_start_transfer, FD_DIR_WRITE }, /* not in specification ; BeOS 4.5 bug */
|
| 1773 |
{ 0, 0, "unknown", 0, fdctrl_unimplemented }, /* default handler */
|
| 1774 |
}; |
| 1775 |
/* Associate command to an index in the 'handlers' array */
|
| 1776 |
static uint8_t command_to_handler[256]; |
| 1777 |
|
| 1778 |
static void fdctrl_write_data(FDCtrl *fdctrl, uint32_t value) |
| 1779 |
{
|
| 1780 |
FDrive *cur_drv; |
| 1781 |
int pos;
|
| 1782 |
|
| 1783 |
/* Reset mode */
|
| 1784 |
if (!(fdctrl->dor & FD_DOR_nRESET)) {
|
| 1785 |
FLOPPY_DPRINTF("Floppy controller in RESET state !\n");
|
| 1786 |
return;
|
| 1787 |
} |
| 1788 |
if (!(fdctrl->msr & FD_MSR_RQM) || (fdctrl->msr & FD_MSR_DIO)) {
|
| 1789 |
FLOPPY_DPRINTF("error: controller not ready for writing\n");
|
| 1790 |
return;
|
| 1791 |
} |
| 1792 |
fdctrl->dsr &= ~FD_DSR_PWRDOWN; |
| 1793 |
/* Is it write command time ? */
|
| 1794 |
if (fdctrl->msr & FD_MSR_NONDMA) {
|
| 1795 |
/* FIFO data write */
|
| 1796 |
pos = fdctrl->data_pos++; |
| 1797 |
pos %= FD_SECTOR_LEN; |
| 1798 |
fdctrl->fifo[pos] = value; |
| 1799 |
if (pos == FD_SECTOR_LEN - 1 || |
| 1800 |
fdctrl->data_pos == fdctrl->data_len) {
|
| 1801 |
cur_drv = get_cur_drv(fdctrl); |
| 1802 |
if (bdrv_write(cur_drv->bs, fd_sector(cur_drv), fdctrl->fifo, 1) < 0) { |
| 1803 |
FLOPPY_DPRINTF("error writing sector %d\n",
|
| 1804 |
fd_sector(cur_drv)); |
| 1805 |
return;
|
| 1806 |
} |
| 1807 |
if (!fdctrl_seek_to_next_sect(fdctrl, cur_drv)) {
|
| 1808 |
FLOPPY_DPRINTF("error seeking to next sector %d\n",
|
| 1809 |
fd_sector(cur_drv)); |
| 1810 |
return;
|
| 1811 |
} |
| 1812 |
} |
| 1813 |
/* Switch from transfer mode to status mode
|
| 1814 |
* then from status mode to command mode
|
| 1815 |
*/
|
| 1816 |
if (fdctrl->data_pos == fdctrl->data_len)
|
| 1817 |
fdctrl_stop_transfer(fdctrl, FD_SR0_SEEK, 0x00, 0x00); |
| 1818 |
return;
|
| 1819 |
} |
| 1820 |
if (fdctrl->data_pos == 0) { |
| 1821 |
/* Command */
|
| 1822 |
pos = command_to_handler[value & 0xff];
|
| 1823 |
FLOPPY_DPRINTF("%s command\n", handlers[pos].name);
|
| 1824 |
fdctrl->data_len = handlers[pos].parameters + 1;
|
| 1825 |
fdctrl->msr |= FD_MSR_CMDBUSY; |
| 1826 |
} |
| 1827 |
|
| 1828 |
FLOPPY_DPRINTF("%s: %02x\n", __func__, value);
|
| 1829 |
fdctrl->fifo[fdctrl->data_pos++] = value; |
| 1830 |
if (fdctrl->data_pos == fdctrl->data_len) {
|
| 1831 |
/* We now have all parameters
|
| 1832 |
* and will be able to treat the command
|
| 1833 |
*/
|
| 1834 |
if (fdctrl->data_state & FD_STATE_FORMAT) {
|
| 1835 |
fdctrl_format_sector(fdctrl); |
| 1836 |
return;
|
| 1837 |
} |
| 1838 |
|
| 1839 |
pos = command_to_handler[fdctrl->fifo[0] & 0xff]; |
| 1840 |
FLOPPY_DPRINTF("treat %s command\n", handlers[pos].name);
|
| 1841 |
(*handlers[pos].handler)(fdctrl, handlers[pos].direction); |
| 1842 |
} |
| 1843 |
} |
| 1844 |
|
| 1845 |
static void fdctrl_result_timer(void *opaque) |
| 1846 |
{
|
| 1847 |
FDCtrl *fdctrl = opaque; |
| 1848 |
FDrive *cur_drv = get_cur_drv(fdctrl); |
| 1849 |
|
| 1850 |
/* Pretend we are spinning.
|
| 1851 |
* This is needed for Coherent, which uses READ ID to check for
|
| 1852 |
* sector interleaving.
|
| 1853 |
*/
|
| 1854 |
if (cur_drv->last_sect != 0) { |
| 1855 |
cur_drv->sect = (cur_drv->sect % cur_drv->last_sect) + 1;
|
| 1856 |
} |
| 1857 |
/* READ_ID can't automatically succeed! */
|
| 1858 |
if (fdctrl->check_media_rate &&
|
| 1859 |
(fdctrl->dsr & FD_DSR_DRATEMASK) != cur_drv->media_rate) {
|
| 1860 |
FLOPPY_DPRINTF("read id rate mismatch (fdc=%d, media=%d)\n",
|
| 1861 |
fdctrl->dsr & FD_DSR_DRATEMASK, cur_drv->media_rate); |
| 1862 |
fdctrl_stop_transfer(fdctrl, FD_SR0_ABNTERM, FD_SR1_MA, 0x00);
|
| 1863 |
} else {
|
| 1864 |
fdctrl_stop_transfer(fdctrl, 0x00, 0x00, 0x00); |
| 1865 |
} |
| 1866 |
} |
| 1867 |
|
| 1868 |
static void fdctrl_change_cb(void *opaque, bool load) |
| 1869 |
{
|
| 1870 |
FDrive *drive = opaque; |
| 1871 |
|
| 1872 |
drive->media_changed = 1;
|
| 1873 |
fd_revalidate(drive); |
| 1874 |
} |
| 1875 |
|
| 1876 |
static const BlockDevOps fdctrl_block_ops = { |
| 1877 |
.change_media_cb = fdctrl_change_cb, |
| 1878 |
}; |
| 1879 |
|
| 1880 |
/* Init functions */
|
| 1881 |
static int fdctrl_connect_drives(FDCtrl *fdctrl) |
| 1882 |
{
|
| 1883 |
unsigned int i; |
| 1884 |
FDrive *drive; |
| 1885 |
|
| 1886 |
for (i = 0; i < MAX_FD; i++) { |
| 1887 |
drive = &fdctrl->drives[i]; |
| 1888 |
drive->fdctrl = fdctrl; |
| 1889 |
|
| 1890 |
if (drive->bs) {
|
| 1891 |
if (bdrv_get_on_error(drive->bs, 0) != BLOCK_ERR_STOP_ENOSPC) { |
| 1892 |
error_report("fdc doesn't support drive option werror");
|
| 1893 |
return -1; |
| 1894 |
} |
| 1895 |
if (bdrv_get_on_error(drive->bs, 1) != BLOCK_ERR_REPORT) { |
| 1896 |
error_report("fdc doesn't support drive option rerror");
|
| 1897 |
return -1; |
| 1898 |
} |
| 1899 |
} |
| 1900 |
|
| 1901 |
fd_init(drive); |
| 1902 |
fdctrl_change_cb(drive, 0);
|
| 1903 |
if (drive->bs) {
|
| 1904 |
bdrv_set_dev_ops(drive->bs, &fdctrl_block_ops, drive); |
| 1905 |
} |
| 1906 |
} |
| 1907 |
return 0; |
| 1908 |
} |
| 1909 |
|
| 1910 |
ISADevice *fdctrl_init_isa(ISABus *bus, DriveInfo **fds) |
| 1911 |
{
|
| 1912 |
ISADevice *dev; |
| 1913 |
|
| 1914 |
dev = isa_try_create(bus, "isa-fdc");
|
| 1915 |
if (!dev) {
|
| 1916 |
return NULL; |
| 1917 |
} |
| 1918 |
|
| 1919 |
if (fds[0]) { |
| 1920 |
qdev_prop_set_drive_nofail(&dev->qdev, "driveA", fds[0]->bdrv); |
| 1921 |
} |
| 1922 |
if (fds[1]) { |
| 1923 |
qdev_prop_set_drive_nofail(&dev->qdev, "driveB", fds[1]->bdrv); |
| 1924 |
} |
| 1925 |
qdev_init_nofail(&dev->qdev); |
| 1926 |
|
| 1927 |
return dev;
|
| 1928 |
} |
| 1929 |
|
| 1930 |
void fdctrl_init_sysbus(qemu_irq irq, int dma_chann, |
| 1931 |
target_phys_addr_t mmio_base, DriveInfo **fds) |
| 1932 |
{
|
| 1933 |
FDCtrl *fdctrl; |
| 1934 |
DeviceState *dev; |
| 1935 |
FDCtrlSysBus *sys; |
| 1936 |
|
| 1937 |
dev = qdev_create(NULL, "sysbus-fdc"); |
| 1938 |
sys = DO_UPCAST(FDCtrlSysBus, busdev.qdev, dev); |
| 1939 |
fdctrl = &sys->state; |
| 1940 |
fdctrl->dma_chann = dma_chann; /* FIXME */
|
| 1941 |
if (fds[0]) { |
| 1942 |
qdev_prop_set_drive_nofail(dev, "driveA", fds[0]->bdrv); |
| 1943 |
} |
| 1944 |
if (fds[1]) { |
| 1945 |
qdev_prop_set_drive_nofail(dev, "driveB", fds[1]->bdrv); |
| 1946 |
} |
| 1947 |
qdev_init_nofail(dev); |
| 1948 |
sysbus_connect_irq(&sys->busdev, 0, irq);
|
| 1949 |
sysbus_mmio_map(&sys->busdev, 0, mmio_base);
|
| 1950 |
} |
| 1951 |
|
| 1952 |
void sun4m_fdctrl_init(qemu_irq irq, target_phys_addr_t io_base,
|
| 1953 |
DriveInfo **fds, qemu_irq *fdc_tc) |
| 1954 |
{
|
| 1955 |
DeviceState *dev; |
| 1956 |
FDCtrlSysBus *sys; |
| 1957 |
|
| 1958 |
dev = qdev_create(NULL, "SUNW,fdtwo"); |
| 1959 |
if (fds[0]) { |
| 1960 |
qdev_prop_set_drive_nofail(dev, "drive", fds[0]->bdrv); |
| 1961 |
} |
| 1962 |
qdev_init_nofail(dev); |
| 1963 |
sys = DO_UPCAST(FDCtrlSysBus, busdev.qdev, dev); |
| 1964 |
sysbus_connect_irq(&sys->busdev, 0, irq);
|
| 1965 |
sysbus_mmio_map(&sys->busdev, 0, io_base);
|
| 1966 |
*fdc_tc = qdev_get_gpio_in(dev, 0);
|
| 1967 |
} |
| 1968 |
|
| 1969 |
static int fdctrl_init_common(FDCtrl *fdctrl) |
| 1970 |
{
|
| 1971 |
int i, j;
|
| 1972 |
static int command_tables_inited = 0; |
| 1973 |
|
| 1974 |
/* Fill 'command_to_handler' lookup table */
|
| 1975 |
if (!command_tables_inited) {
|
| 1976 |
command_tables_inited = 1;
|
| 1977 |
for (i = ARRAY_SIZE(handlers) - 1; i >= 0; i--) { |
| 1978 |
for (j = 0; j < sizeof(command_to_handler); j++) { |
| 1979 |
if ((j & handlers[i].mask) == handlers[i].value) {
|
| 1980 |
command_to_handler[j] = i; |
| 1981 |
} |
| 1982 |
} |
| 1983 |
} |
| 1984 |
} |
| 1985 |
|
| 1986 |
FLOPPY_DPRINTF("init controller\n");
|
| 1987 |
fdctrl->fifo = qemu_memalign(512, FD_SECTOR_LEN);
|
| 1988 |
fdctrl->fifo_size = 512;
|
| 1989 |
fdctrl->result_timer = qemu_new_timer_ns(vm_clock, |
| 1990 |
fdctrl_result_timer, fdctrl); |
| 1991 |
|
| 1992 |
fdctrl->version = 0x90; /* Intel 82078 controller */ |
| 1993 |
fdctrl->config = FD_CONFIG_EIS | FD_CONFIG_EFIFO; /* Implicit seek, polling & FIFO enabled */
|
| 1994 |
fdctrl->num_floppies = MAX_FD; |
| 1995 |
|
| 1996 |
if (fdctrl->dma_chann != -1) |
| 1997 |
DMA_register_channel(fdctrl->dma_chann, &fdctrl_transfer_handler, fdctrl); |
| 1998 |
return fdctrl_connect_drives(fdctrl);
|
| 1999 |
} |
| 2000 |
|
| 2001 |
static const MemoryRegionPortio fdc_portio_list[] = { |
| 2002 |
{ 1, 5, 1, .read = fdctrl_read, .write = fdctrl_write },
|
| 2003 |
{ 7, 1, 1, .read = fdctrl_read, .write = fdctrl_write },
|
| 2004 |
PORTIO_END_OF_LIST(), |
| 2005 |
}; |
| 2006 |
|
| 2007 |
static int isabus_fdc_init1(ISADevice *dev) |
| 2008 |
{
|
| 2009 |
FDCtrlISABus *isa = DO_UPCAST(FDCtrlISABus, busdev, dev); |
| 2010 |
FDCtrl *fdctrl = &isa->state; |
| 2011 |
int ret;
|
| 2012 |
|
| 2013 |
isa_register_portio_list(dev, isa->iobase, fdc_portio_list, fdctrl, "fdc");
|
| 2014 |
|
| 2015 |
isa_init_irq(&isa->busdev, &fdctrl->irq, isa->irq); |
| 2016 |
fdctrl->dma_chann = isa->dma; |
| 2017 |
|
| 2018 |
qdev_set_legacy_instance_id(&dev->qdev, isa->iobase, 2);
|
| 2019 |
ret = fdctrl_init_common(fdctrl); |
| 2020 |
|
| 2021 |
add_boot_device_path(isa->bootindexA, &dev->qdev, "/floppy@0");
|
| 2022 |
add_boot_device_path(isa->bootindexB, &dev->qdev, "/floppy@1");
|
| 2023 |
|
| 2024 |
return ret;
|
| 2025 |
} |
| 2026 |
|
| 2027 |
static int sysbus_fdc_init1(SysBusDevice *dev) |
| 2028 |
{
|
| 2029 |
FDCtrlSysBus *sys = DO_UPCAST(FDCtrlSysBus, busdev, dev); |
| 2030 |
FDCtrl *fdctrl = &sys->state; |
| 2031 |
int ret;
|
| 2032 |
|
| 2033 |
memory_region_init_io(&fdctrl->iomem, &fdctrl_mem_ops, fdctrl, "fdc", 0x08); |
| 2034 |
sysbus_init_mmio(dev, &fdctrl->iomem); |
| 2035 |
sysbus_init_irq(dev, &fdctrl->irq); |
| 2036 |
qdev_init_gpio_in(&dev->qdev, fdctrl_handle_tc, 1);
|
| 2037 |
fdctrl->dma_chann = -1;
|
| 2038 |
|
| 2039 |
qdev_set_legacy_instance_id(&dev->qdev, 0 /* io */, 2); /* FIXME */ |
| 2040 |
ret = fdctrl_init_common(fdctrl); |
| 2041 |
|
| 2042 |
return ret;
|
| 2043 |
} |
| 2044 |
|
| 2045 |
static int sun4m_fdc_init1(SysBusDevice *dev) |
| 2046 |
{
|
| 2047 |
FDCtrl *fdctrl = &(FROM_SYSBUS(FDCtrlSysBus, dev)->state); |
| 2048 |
|
| 2049 |
memory_region_init_io(&fdctrl->iomem, &fdctrl_mem_strict_ops, fdctrl, |
| 2050 |
"fdctrl", 0x08); |
| 2051 |
sysbus_init_mmio(dev, &fdctrl->iomem); |
| 2052 |
sysbus_init_irq(dev, &fdctrl->irq); |
| 2053 |
qdev_init_gpio_in(&dev->qdev, fdctrl_handle_tc, 1);
|
| 2054 |
|
| 2055 |
fdctrl->sun4m = 1;
|
| 2056 |
qdev_set_legacy_instance_id(&dev->qdev, 0 /* io */, 2); /* FIXME */ |
| 2057 |
return fdctrl_init_common(fdctrl);
|
| 2058 |
} |
| 2059 |
|
| 2060 |
void fdc_get_bs(BlockDriverState *bs[], ISADevice *dev)
|
| 2061 |
{
|
| 2062 |
FDCtrlISABus *isa = DO_UPCAST(FDCtrlISABus, busdev, dev); |
| 2063 |
FDCtrl *fdctrl = &isa->state; |
| 2064 |
int i;
|
| 2065 |
|
| 2066 |
for (i = 0; i < MAX_FD; i++) { |
| 2067 |
bs[i] = fdctrl->drives[i].bs; |
| 2068 |
} |
| 2069 |
} |
| 2070 |
|
| 2071 |
|
| 2072 |
static const VMStateDescription vmstate_isa_fdc ={ |
| 2073 |
.name = "fdc",
|
| 2074 |
.version_id = 2,
|
| 2075 |
.minimum_version_id = 2,
|
| 2076 |
.fields = (VMStateField []) {
|
| 2077 |
VMSTATE_STRUCT(state, FDCtrlISABus, 0, vmstate_fdc, FDCtrl),
|
| 2078 |
VMSTATE_END_OF_LIST() |
| 2079 |
} |
| 2080 |
}; |
| 2081 |
|
| 2082 |
static Property isa_fdc_properties[] = {
|
| 2083 |
DEFINE_PROP_HEX32("iobase", FDCtrlISABus, iobase, 0x3f0), |
| 2084 |
DEFINE_PROP_UINT32("irq", FDCtrlISABus, irq, 6), |
| 2085 |
DEFINE_PROP_UINT32("dma", FDCtrlISABus, dma, 2), |
| 2086 |
DEFINE_PROP_DRIVE("driveA", FDCtrlISABus, state.drives[0].bs), |
| 2087 |
DEFINE_PROP_DRIVE("driveB", FDCtrlISABus, state.drives[1].bs), |
| 2088 |
DEFINE_PROP_INT32("bootindexA", FDCtrlISABus, bootindexA, -1), |
| 2089 |
DEFINE_PROP_INT32("bootindexB", FDCtrlISABus, bootindexB, -1), |
| 2090 |
DEFINE_PROP_BIT("check_media_rate", FDCtrlISABus, state.check_media_rate,
|
| 2091 |
0, true), |
| 2092 |
DEFINE_PROP_END_OF_LIST(), |
| 2093 |
}; |
| 2094 |
|
| 2095 |
static void isabus_fdc_class_init1(ObjectClass *klass, void *data) |
| 2096 |
{
|
| 2097 |
DeviceClass *dc = DEVICE_CLASS(klass); |
| 2098 |
ISADeviceClass *ic = ISA_DEVICE_CLASS(klass); |
| 2099 |
ic->init = isabus_fdc_init1; |
| 2100 |
dc->fw_name = "fdc";
|
| 2101 |
dc->no_user = 1;
|
| 2102 |
dc->reset = fdctrl_external_reset_isa; |
| 2103 |
dc->vmsd = &vmstate_isa_fdc; |
| 2104 |
dc->props = isa_fdc_properties; |
| 2105 |
} |
| 2106 |
|
| 2107 |
static TypeInfo isa_fdc_info = {
|
| 2108 |
.name = "isa-fdc",
|
| 2109 |
.parent = TYPE_ISA_DEVICE, |
| 2110 |
.instance_size = sizeof(FDCtrlISABus),
|
| 2111 |
.class_init = isabus_fdc_class_init1, |
| 2112 |
}; |
| 2113 |
|
| 2114 |
static const VMStateDescription vmstate_sysbus_fdc ={ |
| 2115 |
.name = "fdc",
|
| 2116 |
.version_id = 2,
|
| 2117 |
.minimum_version_id = 2,
|
| 2118 |
.fields = (VMStateField []) {
|
| 2119 |
VMSTATE_STRUCT(state, FDCtrlSysBus, 0, vmstate_fdc, FDCtrl),
|
| 2120 |
VMSTATE_END_OF_LIST() |
| 2121 |
} |
| 2122 |
}; |
| 2123 |
|
| 2124 |
static Property sysbus_fdc_properties[] = {
|
| 2125 |
DEFINE_PROP_DRIVE("driveA", FDCtrlSysBus, state.drives[0].bs), |
| 2126 |
DEFINE_PROP_DRIVE("driveB", FDCtrlSysBus, state.drives[1].bs), |
| 2127 |
DEFINE_PROP_END_OF_LIST(), |
| 2128 |
}; |
| 2129 |
|
| 2130 |
static void sysbus_fdc_class_init(ObjectClass *klass, void *data) |
| 2131 |
{
|
| 2132 |
DeviceClass *dc = DEVICE_CLASS(klass); |
| 2133 |
SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
| 2134 |
|
| 2135 |
k->init = sysbus_fdc_init1; |
| 2136 |
dc->reset = fdctrl_external_reset_sysbus; |
| 2137 |
dc->vmsd = &vmstate_sysbus_fdc; |
| 2138 |
dc->props = sysbus_fdc_properties; |
| 2139 |
} |
| 2140 |
|
| 2141 |
static TypeInfo sysbus_fdc_info = {
|
| 2142 |
.name = "sysbus-fdc",
|
| 2143 |
.parent = TYPE_SYS_BUS_DEVICE, |
| 2144 |
.instance_size = sizeof(FDCtrlSysBus),
|
| 2145 |
.class_init = sysbus_fdc_class_init, |
| 2146 |
}; |
| 2147 |
|
| 2148 |
static Property sun4m_fdc_properties[] = {
|
| 2149 |
DEFINE_PROP_DRIVE("drive", FDCtrlSysBus, state.drives[0].bs), |
| 2150 |
DEFINE_PROP_END_OF_LIST(), |
| 2151 |
}; |
| 2152 |
|
| 2153 |
static void sun4m_fdc_class_init(ObjectClass *klass, void *data) |
| 2154 |
{
|
| 2155 |
DeviceClass *dc = DEVICE_CLASS(klass); |
| 2156 |
SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
| 2157 |
|
| 2158 |
k->init = sun4m_fdc_init1; |
| 2159 |
dc->reset = fdctrl_external_reset_sysbus; |
| 2160 |
dc->vmsd = &vmstate_sysbus_fdc; |
| 2161 |
dc->props = sun4m_fdc_properties; |
| 2162 |
} |
| 2163 |
|
| 2164 |
static TypeInfo sun4m_fdc_info = {
|
| 2165 |
.name = "SUNW,fdtwo",
|
| 2166 |
.parent = TYPE_SYS_BUS_DEVICE, |
| 2167 |
.instance_size = sizeof(FDCtrlSysBus),
|
| 2168 |
.class_init = sun4m_fdc_class_init, |
| 2169 |
}; |
| 2170 |
|
| 2171 |
static void fdc_register_types(void) |
| 2172 |
{
|
| 2173 |
type_register_static(&isa_fdc_info); |
| 2174 |
type_register_static(&sysbus_fdc_info); |
| 2175 |
type_register_static(&sun4m_fdc_info); |
| 2176 |
} |
| 2177 |
|
| 2178 |
type_init(fdc_register_types) |