Revision 30028739

b/gdbstub.c
554 554

  
555 555
#elif defined(TARGET_OPENRISC)
556 556

  
557
static int cpu_gdb_read_register(CPUOpenRISCState *env, uint8_t *mem_buf, int n)
558
{
559
    if (n < 32) {
560
        GET_REG32(env->gpr[n]);
561
    } else {
562
        switch (n) {
563
        case 32:    /* PPC */
564
            GET_REG32(env->ppc);
565

  
566
        case 33:    /* NPC */
567
            GET_REG32(env->npc);
568

  
569
        case 34:    /* SR */
570
            GET_REG32(env->sr);
571

  
572
        default:
573
            break;
574
        }
575
    }
576
    return 0;
577
}
578

  
579
static int cpu_gdb_write_register(CPUOpenRISCState *env,
580
                                  uint8_t *mem_buf, int n)
581
{
582
    OpenRISCCPU *cpu = openrisc_env_get_cpu(env);
583
    CPUClass *cc = CPU_GET_CLASS(cpu);
584
    uint32_t tmp;
585

  
586
    if (n > cc->gdb_num_core_regs) {
587
        return 0;
588
    }
589

  
590
    tmp = ldl_p(mem_buf);
591

  
592
    if (n < 32) {
593
        env->gpr[n] = tmp;
594
    } else {
595
        switch (n) {
596
        case 32: /* PPC */
597
            env->ppc = tmp;
598
            break;
557
#include "target-openrisc/gdbstub.c"
599 558

  
600
        case 33: /* NPC */
601
            env->npc = tmp;
602
            break;
603

  
604
        case 34: /* SR */
605
            env->sr = tmp;
606
            break;
607

  
608
        default:
609
            break;
610
        }
611
    }
612
    return 4;
613
}
614 559
#elif defined (TARGET_SH4)
615 560

  
616 561
/* Hint: Use "set architecture sh4" in GDB to see fpu registers */
b/target-openrisc/gdbstub.c
1
/*
2
 * OpenRISC gdb server stub
3
 *
4
 * Copyright (c) 2003-2005 Fabrice Bellard
5
 * Copyright (c) 2013 SUSE LINUX Products GmbH
6
 *
7
 * This library is free software; you can redistribute it and/or
8
 * modify it under the terms of the GNU Lesser General Public
9
 * License as published by the Free Software Foundation; either
10
 * version 2 of the License, or (at your option) any later version.
11
 *
12
 * This library is distributed in the hope that it will be useful,
13
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
15
 * Lesser General Public License for more details.
16
 *
17
 * You should have received a copy of the GNU Lesser General Public
18
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
19
 */
20

  
21
static int cpu_gdb_read_register(CPUOpenRISCState *env, uint8_t *mem_buf, int n)
22
{
23
    if (n < 32) {
24
        GET_REG32(env->gpr[n]);
25
    } else {
26
        switch (n) {
27
        case 32:    /* PPC */
28
            GET_REG32(env->ppc);
29

  
30
        case 33:    /* NPC */
31
            GET_REG32(env->npc);
32

  
33
        case 34:    /* SR */
34
            GET_REG32(env->sr);
35

  
36
        default:
37
            break;
38
        }
39
    }
40
    return 0;
41
}
42

  
43
static int cpu_gdb_write_register(CPUOpenRISCState *env,
44
                                  uint8_t *mem_buf, int n)
45
{
46
    OpenRISCCPU *cpu = openrisc_env_get_cpu(env);
47
    CPUClass *cc = CPU_GET_CLASS(cpu);
48
    uint32_t tmp;
49

  
50
    if (n > cc->gdb_num_core_regs) {
51
        return 0;
52
    }
53

  
54
    tmp = ldl_p(mem_buf);
55

  
56
    if (n < 32) {
57
        env->gpr[n] = tmp;
58
    } else {
59
        switch (n) {
60
        case 32: /* PPC */
61
            env->ppc = tmp;
62
            break;
63

  
64
        case 33: /* NPC */
65
            env->npc = tmp;
66
            break;
67

  
68
        case 34: /* SR */
69
            env->sr = tmp;
70
            break;
71

  
72
        default:
73
            break;
74
        }
75
    }
76
    return 4;
77
}

Also available in: Unified diff