root / exec.h @ 31e8f3c8
History | View | Annotate | Download (10.9 kB)
1 |
/*
|
---|---|
2 |
* internal execution defines for qemu
|
3 |
*
|
4 |
* Copyright (c) 2003 Fabrice Bellard
|
5 |
*
|
6 |
* This library is free software; you can redistribute it and/or
|
7 |
* modify it under the terms of the GNU Lesser General Public
|
8 |
* License as published by the Free Software Foundation; either
|
9 |
* version 2 of the License, or (at your option) any later version.
|
10 |
*
|
11 |
* This library is distributed in the hope that it will be useful,
|
12 |
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 |
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 |
* Lesser General Public License for more details.
|
15 |
*
|
16 |
* You should have received a copy of the GNU Lesser General Public
|
17 |
* License along with this library; if not, write to the Free Software
|
18 |
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 |
*/
|
20 |
|
21 |
/* allow to see translation results - the slowdown should be negligible, so we leave it */
|
22 |
#define DEBUG_DISAS
|
23 |
|
24 |
#ifndef glue
|
25 |
#define xglue(x, y) x ## y |
26 |
#define glue(x, y) xglue(x, y)
|
27 |
#define stringify(s) tostring(s)
|
28 |
#define tostring(s) #s |
29 |
#endif
|
30 |
|
31 |
#if GCC_MAJOR < 3 |
32 |
#define __builtin_expect(x, n) (x)
|
33 |
#endif
|
34 |
|
35 |
/* is_jmp field values */
|
36 |
#define DISAS_NEXT 0 /* next instruction can be analyzed */ |
37 |
#define DISAS_JUMP 1 /* only pc was modified dynamically */ |
38 |
#define DISAS_UPDATE 2 /* cpu state was modified dynamically */ |
39 |
#define DISAS_TB_JUMP 3 /* only pc was modified statically */ |
40 |
|
41 |
struct TranslationBlock;
|
42 |
|
43 |
/* XXX: make safe guess about sizes */
|
44 |
#define MAX_OP_PER_INSTR 32 |
45 |
#define OPC_BUF_SIZE 512 |
46 |
#define OPC_MAX_SIZE (OPC_BUF_SIZE - MAX_OP_PER_INSTR)
|
47 |
|
48 |
#define OPPARAM_BUF_SIZE (OPC_BUF_SIZE * 3) |
49 |
|
50 |
extern uint16_t gen_opc_buf[OPC_BUF_SIZE];
|
51 |
extern uint32_t gen_opparam_buf[OPPARAM_BUF_SIZE];
|
52 |
extern uint32_t gen_opc_pc[OPC_BUF_SIZE];
|
53 |
extern uint8_t gen_opc_cc_op[OPC_BUF_SIZE];
|
54 |
extern uint8_t gen_opc_instr_start[OPC_BUF_SIZE];
|
55 |
|
56 |
#if defined(TARGET_I386)
|
57 |
|
58 |
#define GEN_FLAG_CODE32_SHIFT 0 |
59 |
#define GEN_FLAG_ADDSEG_SHIFT 1 |
60 |
#define GEN_FLAG_SS32_SHIFT 2 |
61 |
#define GEN_FLAG_VM_SHIFT 3 |
62 |
#define GEN_FLAG_ST_SHIFT 4 |
63 |
#define GEN_FLAG_TF_SHIFT 8 /* same position as eflags */ |
64 |
#define GEN_FLAG_CPL_SHIFT 9 |
65 |
#define GEN_FLAG_SOFT_MMU_SHIFT 11 |
66 |
#define GEN_FLAG_IOPL_SHIFT 12 /* same position as eflags */ |
67 |
|
68 |
void optimize_flags_init(void); |
69 |
|
70 |
#endif
|
71 |
|
72 |
extern FILE *logfile;
|
73 |
extern int loglevel; |
74 |
|
75 |
int gen_intermediate_code(CPUState *env, struct TranslationBlock *tb); |
76 |
int gen_intermediate_code_pc(CPUState *env, struct TranslationBlock *tb); |
77 |
void dump_ops(const uint16_t *opc_buf, const uint32_t *opparam_buf); |
78 |
int cpu_gen_code(CPUState *env, struct TranslationBlock *tb, |
79 |
int max_code_size, int *gen_code_size_ptr); |
80 |
int cpu_restore_state(struct TranslationBlock *tb, |
81 |
CPUState *env, unsigned long searched_pc); |
82 |
void cpu_exec_init(void); |
83 |
int page_unprotect(unsigned long address); |
84 |
void page_unmap(void); |
85 |
void tlb_flush_page(CPUState *env, uint32_t addr);
|
86 |
void tlb_flush(CPUState *env);
|
87 |
|
88 |
#define CODE_GEN_MAX_SIZE 65536 |
89 |
#define CODE_GEN_ALIGN 16 /* must be >= of the size of a icache line */ |
90 |
|
91 |
#define CODE_GEN_HASH_BITS 15 |
92 |
#define CODE_GEN_HASH_SIZE (1 << CODE_GEN_HASH_BITS) |
93 |
|
94 |
/* maximum total translate dcode allocated */
|
95 |
#define CODE_GEN_BUFFER_SIZE (2048 * 1024) |
96 |
//#define CODE_GEN_BUFFER_SIZE (128 * 1024)
|
97 |
|
98 |
#if defined(__powerpc__)
|
99 |
#define USE_DIRECT_JUMP
|
100 |
#endif
|
101 |
|
102 |
typedef struct TranslationBlock { |
103 |
unsigned long pc; /* simulated PC corresponding to this block (EIP + CS base) */ |
104 |
unsigned long cs_base; /* CS base for this block */ |
105 |
unsigned int flags; /* flags defining in which context the code was generated */ |
106 |
uint16_t size; /* size of target code for this block (1 <=
|
107 |
size <= TARGET_PAGE_SIZE) */
|
108 |
uint8_t *tc_ptr; /* pointer to the translated code */
|
109 |
struct TranslationBlock *hash_next; /* next matching block */ |
110 |
struct TranslationBlock *page_next[2]; /* next blocks in even/odd page */ |
111 |
/* the following data are used to directly call another TB from
|
112 |
the code of this one. */
|
113 |
uint16_t tb_next_offset[2]; /* offset of original jump target */ |
114 |
#ifdef USE_DIRECT_JUMP
|
115 |
uint16_t tb_jmp_offset[2]; /* offset of jump instruction */ |
116 |
#else
|
117 |
uint32_t tb_next[2]; /* address of jump generated code */ |
118 |
#endif
|
119 |
/* list of TBs jumping to this one. This is a circular list using
|
120 |
the two least significant bits of the pointers to tell what is
|
121 |
the next pointer: 0 = jmp_next[0], 1 = jmp_next[1], 2 =
|
122 |
jmp_first */
|
123 |
struct TranslationBlock *jmp_next[2]; |
124 |
struct TranslationBlock *jmp_first;
|
125 |
} TranslationBlock; |
126 |
|
127 |
static inline unsigned int tb_hash_func(unsigned long pc) |
128 |
{ |
129 |
return pc & (CODE_GEN_HASH_SIZE - 1); |
130 |
} |
131 |
|
132 |
TranslationBlock *tb_alloc(unsigned long pc); |
133 |
void tb_flush(void); |
134 |
void tb_link(TranslationBlock *tb);
|
135 |
|
136 |
extern TranslationBlock *tb_hash[CODE_GEN_HASH_SIZE];
|
137 |
|
138 |
extern uint8_t code_gen_buffer[CODE_GEN_BUFFER_SIZE];
|
139 |
extern uint8_t *code_gen_ptr;
|
140 |
|
141 |
/* find a translation block in the translation cache. If not found,
|
142 |
return NULL and the pointer to the last element of the list in pptb */
|
143 |
static inline TranslationBlock *tb_find(TranslationBlock ***pptb, |
144 |
unsigned long pc, |
145 |
unsigned long cs_base, |
146 |
unsigned int flags) |
147 |
{ |
148 |
TranslationBlock **ptb, *tb; |
149 |
unsigned int h; |
150 |
|
151 |
h = tb_hash_func(pc); |
152 |
ptb = &tb_hash[h]; |
153 |
for(;;) {
|
154 |
tb = *ptb; |
155 |
if (!tb)
|
156 |
break;
|
157 |
if (tb->pc == pc && tb->cs_base == cs_base && tb->flags == flags)
|
158 |
return tb;
|
159 |
ptb = &tb->hash_next; |
160 |
} |
161 |
*pptb = ptb; |
162 |
return NULL; |
163 |
} |
164 |
|
165 |
#if defined(__powerpc__)
|
166 |
|
167 |
static inline void tb_set_jmp_target(TranslationBlock *tb, |
168 |
int n, unsigned long addr) |
169 |
{ |
170 |
uint32_t val, *ptr; |
171 |
unsigned long offset; |
172 |
|
173 |
offset = (unsigned long)(tb->tc_ptr + tb->tb_jmp_offset[n]); |
174 |
|
175 |
/* patch the branch destination */
|
176 |
ptr = (uint32_t *)offset; |
177 |
val = *ptr; |
178 |
val = (val & ~0x03fffffc) | ((addr - offset) & 0x03fffffc); |
179 |
*ptr = val; |
180 |
/* flush icache */
|
181 |
asm volatile ("dcbst 0,%0" : : "r"(ptr) : "memory"); |
182 |
asm volatile ("sync" : : : "memory"); |
183 |
asm volatile ("icbi 0,%0" : : "r"(ptr) : "memory"); |
184 |
asm volatile ("sync" : : : "memory"); |
185 |
asm volatile ("isync" : : : "memory"); |
186 |
} |
187 |
|
188 |
#else
|
189 |
|
190 |
/* set the jump target */
|
191 |
static inline void tb_set_jmp_target(TranslationBlock *tb, |
192 |
int n, unsigned long addr) |
193 |
{ |
194 |
tb->tb_next[n] = addr; |
195 |
} |
196 |
|
197 |
#endif
|
198 |
|
199 |
static inline void tb_add_jump(TranslationBlock *tb, int n, |
200 |
TranslationBlock *tb_next) |
201 |
{ |
202 |
/* NOTE: this test is only needed for thread safety */
|
203 |
if (!tb->jmp_next[n]) {
|
204 |
/* patch the native jump address */
|
205 |
tb_set_jmp_target(tb, n, (unsigned long)tb_next->tc_ptr); |
206 |
|
207 |
/* add in TB jmp circular list */
|
208 |
tb->jmp_next[n] = tb_next->jmp_first; |
209 |
tb_next->jmp_first = (TranslationBlock *)((long)(tb) | (n));
|
210 |
} |
211 |
} |
212 |
|
213 |
TranslationBlock *tb_find_pc(unsigned long pc_ptr); |
214 |
|
215 |
#ifndef offsetof
|
216 |
#define offsetof(type, field) ((size_t) &((type *)0)->field) |
217 |
#endif
|
218 |
|
219 |
#if defined(__powerpc__)
|
220 |
|
221 |
/* on PowerPC we patch the jump instruction directly */
|
222 |
#define JUMP_TB(tbparam, n, eip)\
|
223 |
do {\
|
224 |
static void __attribute__((unused)) *__op_label ## n = &&label ## n;\ |
225 |
asm volatile ("b %0" : : "i" (&__op_jmp ## n));\ |
226 |
label ## n:\ |
227 |
T0 = (long)(tbparam) + (n);\
|
228 |
EIP = eip;\ |
229 |
EXIT_TB();\ |
230 |
} while (0) |
231 |
|
232 |
#else
|
233 |
|
234 |
/* jump to next block operations (more portable code, does not need
|
235 |
cache flushing, but slower because of indirect jump) */
|
236 |
#define JUMP_TB(tbparam, n, eip)\
|
237 |
do {\
|
238 |
static void __attribute__((unused)) *__op_label ## n = &&label ## n;\ |
239 |
static void __attribute__((unused)) *dummy ## n = &&dummy_label ## n;\ |
240 |
goto *(void *)(((TranslationBlock *)tbparam)->tb_next[n]);\ |
241 |
label ## n:\ |
242 |
T0 = (long)(tbparam) + (n);\
|
243 |
EIP = eip;\ |
244 |
dummy_label ## n:\ |
245 |
EXIT_TB();\ |
246 |
} while (0) |
247 |
|
248 |
#endif
|
249 |
|
250 |
/* physical memory access */
|
251 |
#define IO_MEM_NB_ENTRIES 256 |
252 |
#define TLB_INVALID_MASK (1 << 3) |
253 |
#define IO_MEM_SHIFT 4 |
254 |
#define IO_MEM_UNASSIGNED (1 << IO_MEM_SHIFT) |
255 |
|
256 |
unsigned long physpage_find(unsigned long page); |
257 |
|
258 |
extern CPUWriteMemoryFunc *io_mem_write[IO_MEM_NB_ENTRIES][4]; |
259 |
extern CPUReadMemoryFunc *io_mem_read[IO_MEM_NB_ENTRIES][4]; |
260 |
|
261 |
#ifdef __powerpc__
|
262 |
static inline int testandset (int *p) |
263 |
{ |
264 |
int ret;
|
265 |
__asm__ __volatile__ ( |
266 |
"0: lwarx %0,0,%1 ;"
|
267 |
" xor. %0,%3,%0;"
|
268 |
" bne 1f;"
|
269 |
" stwcx. %2,0,%1;"
|
270 |
" bne- 0b;"
|
271 |
"1: "
|
272 |
: "=&r" (ret)
|
273 |
: "r" (p), "r" (1), "r" (0) |
274 |
: "cr0", "memory"); |
275 |
return ret;
|
276 |
} |
277 |
#endif
|
278 |
|
279 |
#ifdef __i386__
|
280 |
static inline int testandset (int *p) |
281 |
{ |
282 |
char ret;
|
283 |
long int readval; |
284 |
|
285 |
__asm__ __volatile__ ("lock; cmpxchgl %3, %1; sete %0"
|
286 |
: "=q" (ret), "=m" (*p), "=a" (readval) |
287 |
: "r" (1), "m" (*p), "a" (0) |
288 |
: "memory");
|
289 |
return ret;
|
290 |
} |
291 |
#endif
|
292 |
|
293 |
#ifdef __s390__
|
294 |
static inline int testandset (int *p) |
295 |
{ |
296 |
int ret;
|
297 |
|
298 |
__asm__ __volatile__ ("0: cs %0,%1,0(%2)\n"
|
299 |
" jl 0b"
|
300 |
: "=&d" (ret)
|
301 |
: "r" (1), "a" (p), "0" (*p) |
302 |
: "cc", "memory" ); |
303 |
return ret;
|
304 |
} |
305 |
#endif
|
306 |
|
307 |
#ifdef __alpha__
|
308 |
static inline int testandset (int *p) |
309 |
{ |
310 |
int ret;
|
311 |
unsigned long one; |
312 |
|
313 |
__asm__ __volatile__ ("0: mov 1,%2\n"
|
314 |
" ldl_l %0,%1\n"
|
315 |
" stl_c %2,%1\n"
|
316 |
" beq %2,1f\n"
|
317 |
".subsection 2\n"
|
318 |
"1: br 0b\n"
|
319 |
".previous"
|
320 |
: "=r" (ret), "=m" (*p), "=r" (one) |
321 |
: "m" (*p));
|
322 |
return ret;
|
323 |
} |
324 |
#endif
|
325 |
|
326 |
#ifdef __sparc__
|
327 |
static inline int testandset (int *p) |
328 |
{ |
329 |
int ret;
|
330 |
|
331 |
__asm__ __volatile__("ldstub [%1], %0"
|
332 |
: "=r" (ret)
|
333 |
: "r" (p)
|
334 |
: "memory");
|
335 |
|
336 |
return (ret ? 1 : 0); |
337 |
} |
338 |
#endif
|
339 |
|
340 |
#ifdef __arm__
|
341 |
static inline int testandset (int *spinlock) |
342 |
{ |
343 |
register unsigned int ret; |
344 |
__asm__ __volatile__("swp %0, %1, [%2]"
|
345 |
: "=r"(ret)
|
346 |
: "0"(1), "r"(spinlock)); |
347 |
|
348 |
return ret;
|
349 |
} |
350 |
#endif
|
351 |
|
352 |
#ifdef __mc68000
|
353 |
static inline int testandset (int *p) |
354 |
{ |
355 |
char ret;
|
356 |
__asm__ __volatile__("tas %1; sne %0"
|
357 |
: "=r" (ret)
|
358 |
: "m" (p)
|
359 |
: "cc","memory"); |
360 |
return ret == 0; |
361 |
} |
362 |
#endif
|
363 |
|
364 |
typedef int spinlock_t; |
365 |
|
366 |
#define SPIN_LOCK_UNLOCKED 0 |
367 |
|
368 |
#if 1 |
369 |
static inline void spin_lock(spinlock_t *lock) |
370 |
{ |
371 |
while (testandset(lock));
|
372 |
} |
373 |
|
374 |
static inline void spin_unlock(spinlock_t *lock) |
375 |
{ |
376 |
*lock = 0;
|
377 |
} |
378 |
|
379 |
static inline int spin_trylock(spinlock_t *lock) |
380 |
{ |
381 |
return !testandset(lock);
|
382 |
} |
383 |
#else
|
384 |
static inline void spin_lock(spinlock_t *lock) |
385 |
{ |
386 |
} |
387 |
|
388 |
static inline void spin_unlock(spinlock_t *lock) |
389 |
{ |
390 |
} |
391 |
|
392 |
static inline int spin_trylock(spinlock_t *lock) |
393 |
{ |
394 |
return 1; |
395 |
} |
396 |
#endif
|
397 |
|
398 |
extern spinlock_t tb_lock;
|
399 |
|