root / hw / pci.h @ 3312958d
History | View | Annotate | Download (12 kB)
1 |
#ifndef QEMU_PCI_H
|
---|---|
2 |
#define QEMU_PCI_H
|
3 |
|
4 |
#include "qemu-common.h" |
5 |
|
6 |
#include "qdev.h" |
7 |
|
8 |
/* PCI includes legacy ISA access. */
|
9 |
#include "isa.h" |
10 |
|
11 |
/* PCI bus */
|
12 |
|
13 |
extern target_phys_addr_t pci_mem_base;
|
14 |
|
15 |
#define PCI_DEVFN(slot, func) ((((slot) & 0x1f) << 3) | ((func) & 0x07)) |
16 |
#define PCI_SLOT(devfn) (((devfn) >> 3) & 0x1f) |
17 |
#define PCI_FUNC(devfn) ((devfn) & 0x07) |
18 |
|
19 |
/* Class, Vendor and Device IDs from Linux's pci_ids.h */
|
20 |
#include "pci_ids.h" |
21 |
|
22 |
/* QEMU-specific Vendor and Device ID definitions */
|
23 |
|
24 |
/* IBM (0x1014) */
|
25 |
#define PCI_DEVICE_ID_IBM_440GX 0x027f |
26 |
#define PCI_DEVICE_ID_IBM_OPENPIC2 0xffff |
27 |
|
28 |
/* Hitachi (0x1054) */
|
29 |
#define PCI_VENDOR_ID_HITACHI 0x1054 |
30 |
#define PCI_DEVICE_ID_HITACHI_SH7751R 0x350e |
31 |
|
32 |
/* Apple (0x106b) */
|
33 |
#define PCI_DEVICE_ID_APPLE_343S1201 0x0010 |
34 |
#define PCI_DEVICE_ID_APPLE_UNI_N_I_PCI 0x001e |
35 |
#define PCI_DEVICE_ID_APPLE_UNI_N_PCI 0x001f |
36 |
#define PCI_DEVICE_ID_APPLE_UNI_N_KEYL 0x0022 |
37 |
#define PCI_DEVICE_ID_APPLE_IPID_USB 0x003f |
38 |
|
39 |
/* Realtek (0x10ec) */
|
40 |
#define PCI_DEVICE_ID_REALTEK_8029 0x8029 |
41 |
|
42 |
/* Xilinx (0x10ee) */
|
43 |
#define PCI_DEVICE_ID_XILINX_XC2VP30 0x0300 |
44 |
|
45 |
/* Marvell (0x11ab) */
|
46 |
#define PCI_DEVICE_ID_MARVELL_GT6412X 0x4620 |
47 |
|
48 |
/* QEMU/Bochs VGA (0x1234) */
|
49 |
#define PCI_VENDOR_ID_QEMU 0x1234 |
50 |
#define PCI_DEVICE_ID_QEMU_VGA 0x1111 |
51 |
|
52 |
/* VMWare (0x15ad) */
|
53 |
#define PCI_VENDOR_ID_VMWARE 0x15ad |
54 |
#define PCI_DEVICE_ID_VMWARE_SVGA2 0x0405 |
55 |
#define PCI_DEVICE_ID_VMWARE_SVGA 0x0710 |
56 |
#define PCI_DEVICE_ID_VMWARE_NET 0x0720 |
57 |
#define PCI_DEVICE_ID_VMWARE_SCSI 0x0730 |
58 |
#define PCI_DEVICE_ID_VMWARE_IDE 0x1729 |
59 |
|
60 |
/* Intel (0x8086) */
|
61 |
#define PCI_DEVICE_ID_INTEL_82551IT 0x1209 |
62 |
#define PCI_DEVICE_ID_INTEL_82557 0x1229 |
63 |
|
64 |
/* Red Hat / Qumranet (for QEMU) -- see pci-ids.txt */
|
65 |
#define PCI_VENDOR_ID_REDHAT_QUMRANET 0x1af4 |
66 |
#define PCI_SUBVENDOR_ID_REDHAT_QUMRANET 0x1af4 |
67 |
#define PCI_SUBDEVICE_ID_QEMU 0x1100 |
68 |
|
69 |
#define PCI_DEVICE_ID_VIRTIO_NET 0x1000 |
70 |
#define PCI_DEVICE_ID_VIRTIO_BLOCK 0x1001 |
71 |
#define PCI_DEVICE_ID_VIRTIO_BALLOON 0x1002 |
72 |
#define PCI_DEVICE_ID_VIRTIO_CONSOLE 0x1003 |
73 |
|
74 |
typedef void PCIConfigWriteFunc(PCIDevice *pci_dev, |
75 |
uint32_t address, uint32_t data, int len);
|
76 |
typedef uint32_t PCIConfigReadFunc(PCIDevice *pci_dev,
|
77 |
uint32_t address, int len);
|
78 |
typedef void PCIMapIORegionFunc(PCIDevice *pci_dev, int region_num, |
79 |
uint32_t addr, uint32_t size, int type);
|
80 |
typedef int PCIUnregisterFunc(PCIDevice *pci_dev); |
81 |
|
82 |
#define PCI_ADDRESS_SPACE_MEM 0x00 |
83 |
#define PCI_ADDRESS_SPACE_IO 0x01 |
84 |
#define PCI_ADDRESS_SPACE_MEM_PREFETCH 0x08 |
85 |
|
86 |
typedef struct PCIIORegion { |
87 |
uint32_t addr; /* current PCI mapping address. -1 means not mapped */
|
88 |
uint32_t size; |
89 |
uint8_t type; |
90 |
PCIMapIORegionFunc *map_func; |
91 |
} PCIIORegion; |
92 |
|
93 |
#define PCI_ROM_SLOT 6 |
94 |
#define PCI_NUM_REGIONS 7 |
95 |
|
96 |
/* Declarations from linux/pci_regs.h */
|
97 |
#define PCI_VENDOR_ID 0x00 /* 16 bits */ |
98 |
#define PCI_DEVICE_ID 0x02 /* 16 bits */ |
99 |
#define PCI_COMMAND 0x04 /* 16 bits */ |
100 |
#define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */ |
101 |
#define PCI_COMMAND_MEMORY 0x2 /* Enable response in Memory space */ |
102 |
#define PCI_COMMAND_MASTER 0x4 /* Enable bus master */ |
103 |
#define PCI_STATUS 0x06 /* 16 bits */ |
104 |
#define PCI_REVISION_ID 0x08 /* 8 bits */ |
105 |
#define PCI_CLASS_PROG 0x09 /* Reg. Level Programming Interface */ |
106 |
#define PCI_CLASS_DEVICE 0x0a /* Device class */ |
107 |
#define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ |
108 |
#define PCI_LATENCY_TIMER 0x0d /* 8 bits */ |
109 |
#define PCI_HEADER_TYPE 0x0e /* 8 bits */ |
110 |
#define PCI_HEADER_TYPE_NORMAL 0 |
111 |
#define PCI_HEADER_TYPE_BRIDGE 1 |
112 |
#define PCI_HEADER_TYPE_CARDBUS 2 |
113 |
#define PCI_HEADER_TYPE_MULTI_FUNCTION 0x80 |
114 |
#define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */ |
115 |
#define PCI_PRIMARY_BUS 0x18 /* Primary bus number */ |
116 |
#define PCI_SECONDARY_BUS 0x19 /* Secondary bus number */ |
117 |
#define PCI_SEC_STATUS 0x1e /* Secondary status register, only bit 14 used */ |
118 |
#define PCI_SUBSYSTEM_VENDOR_ID 0x2c /* 16 bits */ |
119 |
#define PCI_SUBSYSTEM_ID 0x2e /* 16 bits */ |
120 |
#define PCI_ROM_ADDRESS 0x30 /* Bits 31..11 are address, 10..1 reserved */ |
121 |
#define PCI_ROM_ADDRESS_ENABLE 0x01 |
122 |
#define PCI_CAPABILITY_LIST 0x34 /* Offset of first capability list entry */ |
123 |
#define PCI_INTERRUPT_LINE 0x3c /* 8 bits */ |
124 |
#define PCI_INTERRUPT_PIN 0x3d /* 8 bits */ |
125 |
#define PCI_MIN_GNT 0x3e /* 8 bits */ |
126 |
#define PCI_MAX_LAT 0x3f /* 8 bits */ |
127 |
|
128 |
/* Capability lists */
|
129 |
#define PCI_CAP_LIST_ID 0 /* Capability ID */ |
130 |
#define PCI_CAP_LIST_NEXT 1 /* Next capability in the list */ |
131 |
|
132 |
#define PCI_REVISION 0x08 /* obsolete, use PCI_REVISION_ID */ |
133 |
#define PCI_SUBVENDOR_ID 0x2c /* obsolete, use PCI_SUBSYSTEM_VENDOR_ID */ |
134 |
#define PCI_SUBDEVICE_ID 0x2e /* obsolete, use PCI_SUBSYSTEM_ID */ |
135 |
|
136 |
/* Bits in the PCI Status Register (PCI 2.3 spec) */
|
137 |
#define PCI_STATUS_RESERVED1 0x007 |
138 |
#define PCI_STATUS_INT_STATUS 0x008 |
139 |
#define PCI_STATUS_CAP_LIST 0x010 |
140 |
#define PCI_STATUS_66MHZ 0x020 |
141 |
#define PCI_STATUS_RESERVED2 0x040 |
142 |
#define PCI_STATUS_FAST_BACK 0x080 |
143 |
#define PCI_STATUS_DEVSEL 0x600 |
144 |
|
145 |
#define PCI_STATUS_RESERVED_MASK_LO (PCI_STATUS_RESERVED1 | \
|
146 |
PCI_STATUS_INT_STATUS | PCI_STATUS_CAPABILITIES | \ |
147 |
PCI_STATUS_66MHZ | PCI_STATUS_RESERVED2 | PCI_STATUS_FAST_BACK) |
148 |
|
149 |
#define PCI_STATUS_RESERVED_MASK_HI (PCI_STATUS_DEVSEL >> 8) |
150 |
|
151 |
/* Bits in the PCI Command Register (PCI 2.3 spec) */
|
152 |
#define PCI_COMMAND_RESERVED 0xf800 |
153 |
|
154 |
#define PCI_COMMAND_RESERVED_MASK_HI (PCI_COMMAND_RESERVED >> 8) |
155 |
|
156 |
/* Size of the standard PCI config header */
|
157 |
#define PCI_CONFIG_HEADER_SIZE 0x40 |
158 |
/* Size of the standard PCI config space */
|
159 |
#define PCI_CONFIG_SPACE_SIZE 0x100 |
160 |
|
161 |
/* Bits in cap_present field. */
|
162 |
enum {
|
163 |
QEMU_PCI_CAP_MSIX = 0x1,
|
164 |
}; |
165 |
|
166 |
struct PCIDevice {
|
167 |
DeviceState qdev; |
168 |
/* PCI config space */
|
169 |
uint8_t config[PCI_CONFIG_SPACE_SIZE]; |
170 |
|
171 |
/* Used to enable config checks on load. Note that writeable bits are
|
172 |
* never checked even if set in cmask. */
|
173 |
uint8_t cmask[PCI_CONFIG_SPACE_SIZE]; |
174 |
|
175 |
/* Used to implement R/W bytes */
|
176 |
uint8_t wmask[PCI_CONFIG_SPACE_SIZE]; |
177 |
|
178 |
/* Used to allocate config space for capabilities. */
|
179 |
uint8_t used[PCI_CONFIG_SPACE_SIZE]; |
180 |
|
181 |
/* the following fields are read only */
|
182 |
PCIBus *bus; |
183 |
uint32_t devfn; |
184 |
char name[64]; |
185 |
PCIIORegion io_regions[PCI_NUM_REGIONS]; |
186 |
|
187 |
/* do not access the following fields */
|
188 |
PCIConfigReadFunc *config_read; |
189 |
PCIConfigWriteFunc *config_write; |
190 |
|
191 |
/* IRQ objects for the INTA-INTD pins. */
|
192 |
qemu_irq *irq; |
193 |
|
194 |
/* Current IRQ levels. Used internally by the generic PCI code. */
|
195 |
int irq_state[4]; |
196 |
|
197 |
/* Capability bits */
|
198 |
uint32_t cap_present; |
199 |
|
200 |
/* Offset of MSI-X capability in config space */
|
201 |
uint8_t msix_cap; |
202 |
|
203 |
/* MSI-X entries */
|
204 |
int msix_entries_nr;
|
205 |
|
206 |
/* Space to store MSIX table */
|
207 |
uint8_t *msix_table_page; |
208 |
/* MMIO index used to map MSIX table and pending bit entries. */
|
209 |
int msix_mmio_index;
|
210 |
/* Reference-count for entries actually in use by driver. */
|
211 |
unsigned *msix_entry_used;
|
212 |
/* Region including the MSI-X table */
|
213 |
uint32_t msix_bar_size; |
214 |
/* Version id needed for VMState */
|
215 |
int32_t version_id; |
216 |
}; |
217 |
|
218 |
PCIDevice *pci_register_device(PCIBus *bus, const char *name, |
219 |
int instance_size, int devfn, |
220 |
PCIConfigReadFunc *config_read, |
221 |
PCIConfigWriteFunc *config_write); |
222 |
|
223 |
void pci_register_bar(PCIDevice *pci_dev, int region_num, |
224 |
uint32_t size, int type,
|
225 |
PCIMapIORegionFunc *map_func); |
226 |
|
227 |
int pci_add_capability(PCIDevice *pci_dev, uint8_t cap_id, uint8_t cap_size);
|
228 |
|
229 |
void pci_del_capability(PCIDevice *pci_dev, uint8_t cap_id, uint8_t cap_size);
|
230 |
|
231 |
void pci_reserve_capability(PCIDevice *pci_dev, uint8_t offset, uint8_t size);
|
232 |
|
233 |
uint8_t pci_find_capability(PCIDevice *pci_dev, uint8_t cap_id); |
234 |
|
235 |
|
236 |
uint32_t pci_default_read_config(PCIDevice *d, |
237 |
uint32_t address, int len);
|
238 |
void pci_default_write_config(PCIDevice *d,
|
239 |
uint32_t address, uint32_t val, int len);
|
240 |
void pci_device_save(PCIDevice *s, QEMUFile *f);
|
241 |
int pci_device_load(PCIDevice *s, QEMUFile *f);
|
242 |
|
243 |
typedef void (*pci_set_irq_fn)(void *opaque, int irq_num, int level); |
244 |
typedef int (*pci_map_irq_fn)(PCIDevice *pci_dev, int irq_num); |
245 |
typedef int (*pci_hotplug_fn)(PCIDevice *pci_dev, int state); |
246 |
void pci_bus_new_inplace(PCIBus *bus, DeviceState *parent,
|
247 |
const char *name, int devfn_min); |
248 |
PCIBus *pci_bus_new(DeviceState *parent, const char *name, int devfn_min); |
249 |
void pci_bus_irqs(PCIBus *bus, pci_set_irq_fn set_irq, pci_map_irq_fn map_irq,
|
250 |
void *irq_opaque, int nirq); |
251 |
void pci_bus_hotplug(PCIBus *bus, pci_hotplug_fn hotplug);
|
252 |
PCIBus *pci_register_bus(DeviceState *parent, const char *name, |
253 |
pci_set_irq_fn set_irq, pci_map_irq_fn map_irq, |
254 |
void *irq_opaque, int devfn_min, int nirq); |
255 |
|
256 |
int pci_nic_supported(const char *model); |
257 |
PCIDevice *pci_nic_init(NICInfo *nd, const char *default_model, |
258 |
const char *default_devaddr); |
259 |
PCIDevice *pci_nic_init_nofail(NICInfo *nd, const char *default_model, |
260 |
const char *default_devaddr); |
261 |
void pci_data_write(void *opaque, uint32_t addr, uint32_t val, int len); |
262 |
uint32_t pci_data_read(void *opaque, uint32_t addr, int len); |
263 |
int pci_bus_num(PCIBus *s);
|
264 |
void pci_for_each_device(int bus_num, void (*fn)(PCIDevice *d)); |
265 |
PCIBus *pci_find_bus(int bus_num);
|
266 |
PCIDevice *pci_find_device(int bus_num, int slot, int function); |
267 |
PCIBus *pci_get_bus_devfn(int *devfnp, const char *devaddr); |
268 |
|
269 |
int pci_read_devaddr(Monitor *mon, const char *addr, int *domp, int *busp, |
270 |
unsigned *slotp);
|
271 |
|
272 |
void pci_info(Monitor *mon);
|
273 |
PCIBus *pci_bridge_init(PCIBus *bus, int devfn, uint16_t vid, uint16_t did,
|
274 |
pci_map_irq_fn map_irq, const char *name); |
275 |
|
276 |
static inline void |
277 |
pci_set_byte(uint8_t *config, uint8_t val) |
278 |
{ |
279 |
*config = val; |
280 |
} |
281 |
|
282 |
static inline uint8_t |
283 |
pci_get_byte(uint8_t *config) |
284 |
{ |
285 |
return *config;
|
286 |
} |
287 |
|
288 |
static inline void |
289 |
pci_set_word(uint8_t *config, uint16_t val) |
290 |
{ |
291 |
cpu_to_le16wu((uint16_t *)config, val); |
292 |
} |
293 |
|
294 |
static inline uint16_t |
295 |
pci_get_word(uint8_t *config) |
296 |
{ |
297 |
return le16_to_cpupu((uint16_t *)config);
|
298 |
} |
299 |
|
300 |
static inline void |
301 |
pci_set_long(uint8_t *config, uint32_t val) |
302 |
{ |
303 |
cpu_to_le32wu((uint32_t *)config, val); |
304 |
} |
305 |
|
306 |
static inline uint32_t |
307 |
pci_get_long(uint8_t *config) |
308 |
{ |
309 |
return le32_to_cpupu((uint32_t *)config);
|
310 |
} |
311 |
|
312 |
static inline void |
313 |
pci_config_set_vendor_id(uint8_t *pci_config, uint16_t val) |
314 |
{ |
315 |
pci_set_word(&pci_config[PCI_VENDOR_ID], val); |
316 |
} |
317 |
|
318 |
static inline void |
319 |
pci_config_set_device_id(uint8_t *pci_config, uint16_t val) |
320 |
{ |
321 |
pci_set_word(&pci_config[PCI_DEVICE_ID], val); |
322 |
} |
323 |
|
324 |
static inline void |
325 |
pci_config_set_class(uint8_t *pci_config, uint16_t val) |
326 |
{ |
327 |
pci_set_word(&pci_config[PCI_CLASS_DEVICE], val); |
328 |
} |
329 |
|
330 |
typedef int (*pci_qdev_initfn)(PCIDevice *dev); |
331 |
typedef struct { |
332 |
DeviceInfo qdev; |
333 |
pci_qdev_initfn init; |
334 |
PCIUnregisterFunc *exit; |
335 |
PCIConfigReadFunc *config_read; |
336 |
PCIConfigWriteFunc *config_write; |
337 |
} PCIDeviceInfo; |
338 |
|
339 |
void pci_qdev_register(PCIDeviceInfo *info);
|
340 |
void pci_qdev_register_many(PCIDeviceInfo *info);
|
341 |
|
342 |
PCIDevice *pci_create_noinit(PCIBus *bus, int devfn, const char *name); |
343 |
PCIDevice *pci_create_simple(PCIBus *bus, int devfn, const char *name); |
344 |
|
345 |
/* lsi53c895a.c */
|
346 |
#define LSI_MAX_DEVS 7 |
347 |
|
348 |
/* vmware_vga.c */
|
349 |
void pci_vmsvga_init(PCIBus *bus);
|
350 |
|
351 |
/* usb-uhci.c */
|
352 |
void usb_uhci_piix3_init(PCIBus *bus, int devfn); |
353 |
void usb_uhci_piix4_init(PCIBus *bus, int devfn); |
354 |
|
355 |
/* usb-ohci.c */
|
356 |
void usb_ohci_init_pci(struct PCIBus *bus, int devfn); |
357 |
|
358 |
/* prep_pci.c */
|
359 |
PCIBus *pci_prep_init(qemu_irq *pic); |
360 |
|
361 |
/* apb_pci.c */
|
362 |
PCIBus *pci_apb_init(target_phys_addr_t special_base, |
363 |
target_phys_addr_t mem_base, |
364 |
qemu_irq *pic, PCIBus **bus2, PCIBus **bus3); |
365 |
|
366 |
/* sh_pci.c */
|
367 |
PCIBus *sh_pci_register_bus(pci_set_irq_fn set_irq, pci_map_irq_fn map_irq, |
368 |
void *pic, int devfn_min, int nirq); |
369 |
|
370 |
#endif
|