Statistics
| Branch: | Revision:

root / disas.c @ 333c574d

History | View | Annotate | Download (11.6 kB)

1 b9adb4a6 bellard
/* General "disassemble this chunk" code.  Used for debugging. */
2 5bbe9299 bellard
#include "config.h"
3 b9adb4a6 bellard
#include "dis-asm.h"
4 b9adb4a6 bellard
#include "elf.h"
5 aa0aa4fa bellard
#include <errno.h>
6 b9adb4a6 bellard
7 c6105c0a bellard
#include "cpu.h"
8 9307c4c1 bellard
#include "disas.h"
9 c6105c0a bellard
10 b9adb4a6 bellard
/* Filled in by elfload.c.  Simplistic, but will do for now. */
11 e80cfcfc bellard
struct syminfo *syminfos = NULL;
12 b9adb4a6 bellard
13 aa0aa4fa bellard
/* Get LENGTH bytes from info's buffer, at target address memaddr.
14 aa0aa4fa bellard
   Transfer them to myaddr.  */
15 aa0aa4fa bellard
int
16 3a742b76 pbrook
buffer_read_memory(bfd_vma memaddr, bfd_byte *myaddr, int length,
17 3a742b76 pbrook
                   struct disassemble_info *info)
18 aa0aa4fa bellard
{
19 c6105c0a bellard
    if (memaddr < info->buffer_vma
20 c6105c0a bellard
        || memaddr + length > info->buffer_vma + info->buffer_length)
21 c6105c0a bellard
        /* Out of bounds.  Use EIO because GDB uses it.  */
22 c6105c0a bellard
        return EIO;
23 c6105c0a bellard
    memcpy (myaddr, info->buffer + (memaddr - info->buffer_vma), length);
24 c6105c0a bellard
    return 0;
25 aa0aa4fa bellard
}
26 aa0aa4fa bellard
27 c6105c0a bellard
/* Get LENGTH bytes from info's buffer, at target address memaddr.
28 c6105c0a bellard
   Transfer them to myaddr.  */
29 c6105c0a bellard
static int
30 c27004ec bellard
target_read_memory (bfd_vma memaddr,
31 c27004ec bellard
                    bfd_byte *myaddr,
32 c27004ec bellard
                    int length,
33 c27004ec bellard
                    struct disassemble_info *info)
34 c6105c0a bellard
{
35 e612a1f7 Blue Swirl
    cpu_memory_rw_debug(cpu_single_env, memaddr, myaddr, length, 0);
36 c6105c0a bellard
    return 0;
37 c6105c0a bellard
}
38 c6105c0a bellard
39 aa0aa4fa bellard
/* Print an error message.  We can assume that this is in response to
40 aa0aa4fa bellard
   an error return from buffer_read_memory.  */
41 aa0aa4fa bellard
void
42 3a742b76 pbrook
perror_memory (int status, bfd_vma memaddr, struct disassemble_info *info)
43 aa0aa4fa bellard
{
44 aa0aa4fa bellard
  if (status != EIO)
45 aa0aa4fa bellard
    /* Can't happen.  */
46 aa0aa4fa bellard
    (*info->fprintf_func) (info->stream, "Unknown error %d\n", status);
47 aa0aa4fa bellard
  else
48 aa0aa4fa bellard
    /* Actually, address between memaddr and memaddr + len was
49 aa0aa4fa bellard
       out of bounds.  */
50 aa0aa4fa bellard
    (*info->fprintf_func) (info->stream,
51 26a76461 bellard
                           "Address 0x%" PRIx64 " is out of bounds.\n", memaddr);
52 aa0aa4fa bellard
}
53 aa0aa4fa bellard
54 aa0aa4fa bellard
/* This could be in a separate file, to save miniscule amounts of space
55 aa0aa4fa bellard
   in statically linked executables.  */
56 aa0aa4fa bellard
57 aa0aa4fa bellard
/* Just print the address is hex.  This is included for completeness even
58 aa0aa4fa bellard
   though both GDB and objdump provide their own (to print symbolic
59 aa0aa4fa bellard
   addresses).  */
60 aa0aa4fa bellard
61 aa0aa4fa bellard
void
62 3a742b76 pbrook
generic_print_address (bfd_vma addr, struct disassemble_info *info)
63 aa0aa4fa bellard
{
64 26a76461 bellard
    (*info->fprintf_func) (info->stream, "0x%" PRIx64, addr);
65 aa0aa4fa bellard
}
66 aa0aa4fa bellard
67 aa0aa4fa bellard
/* Just return the given address.  */
68 aa0aa4fa bellard
69 aa0aa4fa bellard
int
70 3a742b76 pbrook
generic_symbol_at_address (bfd_vma addr, struct disassemble_info *info)
71 aa0aa4fa bellard
{
72 aa0aa4fa bellard
  return 1;
73 aa0aa4fa bellard
}
74 aa0aa4fa bellard
75 903ec55c Aurelien Jarno
bfd_vma bfd_getl64 (const bfd_byte *addr)
76 903ec55c Aurelien Jarno
{
77 903ec55c Aurelien Jarno
  unsigned long long v;
78 903ec55c Aurelien Jarno
79 903ec55c Aurelien Jarno
  v = (unsigned long long) addr[0];
80 903ec55c Aurelien Jarno
  v |= (unsigned long long) addr[1] << 8;
81 903ec55c Aurelien Jarno
  v |= (unsigned long long) addr[2] << 16;
82 903ec55c Aurelien Jarno
  v |= (unsigned long long) addr[3] << 24;
83 903ec55c Aurelien Jarno
  v |= (unsigned long long) addr[4] << 32;
84 903ec55c Aurelien Jarno
  v |= (unsigned long long) addr[5] << 40;
85 903ec55c Aurelien Jarno
  v |= (unsigned long long) addr[6] << 48;
86 903ec55c Aurelien Jarno
  v |= (unsigned long long) addr[7] << 56;
87 903ec55c Aurelien Jarno
  return (bfd_vma) v;
88 903ec55c Aurelien Jarno
}
89 903ec55c Aurelien Jarno
90 aa0aa4fa bellard
bfd_vma bfd_getl32 (const bfd_byte *addr)
91 aa0aa4fa bellard
{
92 aa0aa4fa bellard
  unsigned long v;
93 aa0aa4fa bellard
94 aa0aa4fa bellard
  v = (unsigned long) addr[0];
95 aa0aa4fa bellard
  v |= (unsigned long) addr[1] << 8;
96 aa0aa4fa bellard
  v |= (unsigned long) addr[2] << 16;
97 aa0aa4fa bellard
  v |= (unsigned long) addr[3] << 24;
98 aa0aa4fa bellard
  return (bfd_vma) v;
99 aa0aa4fa bellard
}
100 aa0aa4fa bellard
101 aa0aa4fa bellard
bfd_vma bfd_getb32 (const bfd_byte *addr)
102 aa0aa4fa bellard
{
103 aa0aa4fa bellard
  unsigned long v;
104 aa0aa4fa bellard
105 aa0aa4fa bellard
  v = (unsigned long) addr[0] << 24;
106 aa0aa4fa bellard
  v |= (unsigned long) addr[1] << 16;
107 aa0aa4fa bellard
  v |= (unsigned long) addr[2] << 8;
108 aa0aa4fa bellard
  v |= (unsigned long) addr[3];
109 aa0aa4fa bellard
  return (bfd_vma) v;
110 aa0aa4fa bellard
}
111 aa0aa4fa bellard
112 6af0bf9c bellard
bfd_vma bfd_getl16 (const bfd_byte *addr)
113 6af0bf9c bellard
{
114 6af0bf9c bellard
  unsigned long v;
115 6af0bf9c bellard
116 6af0bf9c bellard
  v = (unsigned long) addr[0];
117 6af0bf9c bellard
  v |= (unsigned long) addr[1] << 8;
118 6af0bf9c bellard
  return (bfd_vma) v;
119 6af0bf9c bellard
}
120 6af0bf9c bellard
121 6af0bf9c bellard
bfd_vma bfd_getb16 (const bfd_byte *addr)
122 6af0bf9c bellard
{
123 6af0bf9c bellard
  unsigned long v;
124 6af0bf9c bellard
125 6af0bf9c bellard
  v = (unsigned long) addr[0] << 24;
126 6af0bf9c bellard
  v |= (unsigned long) addr[1] << 16;
127 6af0bf9c bellard
  return (bfd_vma) v;
128 6af0bf9c bellard
}
129 6af0bf9c bellard
130 c2d551ff bellard
#ifdef TARGET_ARM
131 c2d551ff bellard
static int
132 c2d551ff bellard
print_insn_thumb1(bfd_vma pc, disassemble_info *info)
133 c2d551ff bellard
{
134 c2d551ff bellard
  return print_insn_arm(pc | 1, info);
135 c2d551ff bellard
}
136 c2d551ff bellard
#endif
137 c2d551ff bellard
138 e91c8a77 ths
/* Disassemble this for me please... (debugging). 'flags' has the following
139 c2d551ff bellard
   values:
140 c2d551ff bellard
    i386 - nonzero means 16 bit code
141 5fafdf24 ths
    arm  - nonzero means thumb code
142 6a00d601 bellard
    ppc  - nonzero means little endian
143 c2d551ff bellard
    other targets - unused
144 c2d551ff bellard
 */
145 83b34f8b bellard
void target_disas(FILE *out, target_ulong code, target_ulong size, int flags)
146 b9adb4a6 bellard
{
147 c27004ec bellard
    target_ulong pc;
148 b9adb4a6 bellard
    int count;
149 b9adb4a6 bellard
    struct disassemble_info disasm_info;
150 b9adb4a6 bellard
    int (*print_insn)(bfd_vma pc, disassemble_info *info);
151 b9adb4a6 bellard
152 b9adb4a6 bellard
    INIT_DISASSEMBLE_INFO(disasm_info, out, fprintf);
153 b9adb4a6 bellard
154 c27004ec bellard
    disasm_info.read_memory_func = target_read_memory;
155 c27004ec bellard
    disasm_info.buffer_vma = code;
156 c27004ec bellard
    disasm_info.buffer_length = size;
157 c27004ec bellard
158 c27004ec bellard
#ifdef TARGET_WORDS_BIGENDIAN
159 c27004ec bellard
    disasm_info.endian = BFD_ENDIAN_BIG;
160 c27004ec bellard
#else
161 c27004ec bellard
    disasm_info.endian = BFD_ENDIAN_LITTLE;
162 c27004ec bellard
#endif
163 c27004ec bellard
#if defined(TARGET_I386)
164 c27004ec bellard
    if (flags == 2)
165 c27004ec bellard
        disasm_info.mach = bfd_mach_x86_64;
166 5fafdf24 ths
    else if (flags == 1)
167 c27004ec bellard
        disasm_info.mach = bfd_mach_i386_i8086;
168 c27004ec bellard
    else
169 c27004ec bellard
        disasm_info.mach = bfd_mach_i386_i386;
170 c27004ec bellard
    print_insn = print_insn_i386;
171 c27004ec bellard
#elif defined(TARGET_ARM)
172 c2d551ff bellard
    if (flags)
173 c2d551ff bellard
        print_insn = print_insn_thumb1;
174 c2d551ff bellard
    else
175 c2d551ff bellard
        print_insn = print_insn_arm;
176 c27004ec bellard
#elif defined(TARGET_SPARC)
177 c27004ec bellard
    print_insn = print_insn_sparc;
178 3475187d bellard
#ifdef TARGET_SPARC64
179 3475187d bellard
    disasm_info.mach = bfd_mach_sparc_v9b;
180 3b46e624 ths
#endif
181 c27004ec bellard
#elif defined(TARGET_PPC)
182 237c0af0 j_mayer
    if (flags >> 16)
183 111bfab3 bellard
        disasm_info.endian = BFD_ENDIAN_LITTLE;
184 237c0af0 j_mayer
    if (flags & 0xFFFF) {
185 237c0af0 j_mayer
        /* If we have a precise definitions of the instructions set, use it */
186 237c0af0 j_mayer
        disasm_info.mach = flags & 0xFFFF;
187 237c0af0 j_mayer
    } else {
188 a2458627 bellard
#ifdef TARGET_PPC64
189 237c0af0 j_mayer
        disasm_info.mach = bfd_mach_ppc64;
190 a2458627 bellard
#else
191 237c0af0 j_mayer
        disasm_info.mach = bfd_mach_ppc;
192 a2458627 bellard
#endif
193 237c0af0 j_mayer
    }
194 c27004ec bellard
    print_insn = print_insn_ppc;
195 e6e5906b pbrook
#elif defined(TARGET_M68K)
196 e6e5906b pbrook
    print_insn = print_insn_m68k;
197 6af0bf9c bellard
#elif defined(TARGET_MIPS)
198 76b3030c bellard
#ifdef TARGET_WORDS_BIGENDIAN
199 6af0bf9c bellard
    print_insn = print_insn_big_mips;
200 76b3030c bellard
#else
201 76b3030c bellard
    print_insn = print_insn_little_mips;
202 76b3030c bellard
#endif
203 fdf9b3e8 bellard
#elif defined(TARGET_SH4)
204 fdf9b3e8 bellard
    disasm_info.mach = bfd_mach_sh4;
205 fdf9b3e8 bellard
    print_insn = print_insn_sh;
206 eddf68a6 j_mayer
#elif defined(TARGET_ALPHA)
207 b9bec751 Richard Henderson
    disasm_info.mach = bfd_mach_alpha_ev6;
208 eddf68a6 j_mayer
    print_insn = print_insn_alpha;
209 a25fd137 ths
#elif defined(TARGET_CRIS)
210 b09cd072 Edgar E. Iglesias
    if (flags != 32) {
211 b09cd072 Edgar E. Iglesias
        disasm_info.mach = bfd_mach_cris_v0_v10;
212 b09cd072 Edgar E. Iglesias
        print_insn = print_insn_crisv10;
213 b09cd072 Edgar E. Iglesias
    } else {
214 b09cd072 Edgar E. Iglesias
        disasm_info.mach = bfd_mach_cris_v32;
215 b09cd072 Edgar E. Iglesias
        print_insn = print_insn_crisv32;
216 b09cd072 Edgar E. Iglesias
    }
217 db500609 Ulrich Hecht
#elif defined(TARGET_S390X)
218 db500609 Ulrich Hecht
    disasm_info.mach = bfd_mach_s390_64;
219 db500609 Ulrich Hecht
    print_insn = print_insn_s390;
220 e90e390c Edgar E. Iglesias
#elif defined(TARGET_MICROBLAZE)
221 e90e390c Edgar E. Iglesias
    disasm_info.mach = bfd_arch_microblaze;
222 e90e390c Edgar E. Iglesias
    print_insn = print_insn_microblaze;
223 c27004ec bellard
#else
224 b8076a74 bellard
    fprintf(out, "0x" TARGET_FMT_lx
225 b8076a74 bellard
            ": Asm output not supported on this arch\n", code);
226 c27004ec bellard
    return;
227 c6105c0a bellard
#endif
228 c6105c0a bellard
229 7e000c2e blueswir1
    for (pc = code; size > 0; pc += count, size -= count) {
230 fa15e030 bellard
        fprintf(out, "0x" TARGET_FMT_lx ":  ", pc);
231 c27004ec bellard
        count = print_insn(pc, &disasm_info);
232 c27004ec bellard
#if 0
233 c27004ec bellard
        {
234 c27004ec bellard
            int i;
235 c27004ec bellard
            uint8_t b;
236 c27004ec bellard
            fprintf(out, " {");
237 c27004ec bellard
            for(i = 0; i < count; i++) {
238 c27004ec bellard
                target_read_memory(pc + i, &b, 1, &disasm_info);
239 c27004ec bellard
                fprintf(out, " %02x", b);
240 c27004ec bellard
            }
241 c27004ec bellard
            fprintf(out, " }");
242 c27004ec bellard
        }
243 c27004ec bellard
#endif
244 c27004ec bellard
        fprintf(out, "\n");
245 c27004ec bellard
        if (count < 0)
246 c27004ec bellard
            break;
247 754d00ae malc
        if (size < count) {
248 754d00ae malc
            fprintf(out,
249 754d00ae malc
                    "Disassembler disagrees with translator over instruction "
250 754d00ae malc
                    "decoding\n"
251 754d00ae malc
                    "Please report this to qemu-devel@nongnu.org\n");
252 754d00ae malc
            break;
253 754d00ae malc
        }
254 c27004ec bellard
    }
255 c27004ec bellard
}
256 c27004ec bellard
257 c27004ec bellard
/* Disassemble this for me please... (debugging). */
258 c27004ec bellard
void disas(FILE *out, void *code, unsigned long size)
259 c27004ec bellard
{
260 c27004ec bellard
    unsigned long pc;
261 c27004ec bellard
    int count;
262 c27004ec bellard
    struct disassemble_info disasm_info;
263 c27004ec bellard
    int (*print_insn)(bfd_vma pc, disassemble_info *info);
264 c27004ec bellard
265 c27004ec bellard
    INIT_DISASSEMBLE_INFO(disasm_info, out, fprintf);
266 c27004ec bellard
267 b9adb4a6 bellard
    disasm_info.buffer = code;
268 b9adb4a6 bellard
    disasm_info.buffer_vma = (unsigned long)code;
269 b9adb4a6 bellard
    disasm_info.buffer_length = size;
270 b9adb4a6 bellard
271 e2542fe2 Juan Quintela
#ifdef HOST_WORDS_BIGENDIAN
272 c27004ec bellard
    disasm_info.endian = BFD_ENDIAN_BIG;
273 b9adb4a6 bellard
#else
274 c27004ec bellard
    disasm_info.endian = BFD_ENDIAN_LITTLE;
275 b9adb4a6 bellard
#endif
276 bc51c5c9 bellard
#if defined(__i386__)
277 c27004ec bellard
    disasm_info.mach = bfd_mach_i386_i386;
278 c27004ec bellard
    print_insn = print_insn_i386;
279 bc51c5c9 bellard
#elif defined(__x86_64__)
280 c27004ec bellard
    disasm_info.mach = bfd_mach_x86_64;
281 c27004ec bellard
    print_insn = print_insn_i386;
282 e58ffeb3 malc
#elif defined(_ARCH_PPC)
283 c27004ec bellard
    print_insn = print_insn_ppc;
284 a993ba85 bellard
#elif defined(__alpha__)
285 c27004ec bellard
    print_insn = print_insn_alpha;
286 aa0aa4fa bellard
#elif defined(__sparc__)
287 c27004ec bellard
    print_insn = print_insn_sparc;
288 6ecd4534 blueswir1
#if defined(__sparc_v8plus__) || defined(__sparc_v8plusa__) || defined(__sparc_v9__)
289 6ecd4534 blueswir1
    disasm_info.mach = bfd_mach_sparc_v9b;
290 6ecd4534 blueswir1
#endif
291 5fafdf24 ths
#elif defined(__arm__)
292 c27004ec bellard
    print_insn = print_insn_arm;
293 6af0bf9c bellard
#elif defined(__MIPSEB__)
294 6af0bf9c bellard
    print_insn = print_insn_big_mips;
295 6af0bf9c bellard
#elif defined(__MIPSEL__)
296 6af0bf9c bellard
    print_insn = print_insn_little_mips;
297 48024e4a bellard
#elif defined(__m68k__)
298 48024e4a bellard
    print_insn = print_insn_m68k;
299 8f860bb8 ths
#elif defined(__s390__)
300 8f860bb8 ths
    print_insn = print_insn_s390;
301 f54b3f92 aurel32
#elif defined(__hppa__)
302 f54b3f92 aurel32
    print_insn = print_insn_hppa;
303 903ec55c Aurelien Jarno
#elif defined(__ia64__)
304 903ec55c Aurelien Jarno
    print_insn = print_insn_ia64;
305 b9adb4a6 bellard
#else
306 b8076a74 bellard
    fprintf(out, "0x%lx: Asm output not supported on this arch\n",
307 b8076a74 bellard
            (long) code);
308 c27004ec bellard
    return;
309 b9adb4a6 bellard
#endif
310 7e000c2e blueswir1
    for (pc = (unsigned long)code; size > 0; pc += count, size -= count) {
311 c27004ec bellard
        fprintf(out, "0x%08lx:  ", pc);
312 c27004ec bellard
        count = print_insn(pc, &disasm_info);
313 b9adb4a6 bellard
        fprintf(out, "\n");
314 b9adb4a6 bellard
        if (count < 0)
315 b9adb4a6 bellard
            break;
316 b9adb4a6 bellard
    }
317 b9adb4a6 bellard
}
318 b9adb4a6 bellard
319 b9adb4a6 bellard
/* Look up symbol for debugging purpose.  Returns "" if unknown. */
320 c27004ec bellard
const char *lookup_symbol(target_ulong orig_addr)
321 b9adb4a6 bellard
{
322 49918a75 pbrook
    const char *symbol = "";
323 e80cfcfc bellard
    struct syminfo *s;
324 3b46e624 ths
325 e80cfcfc bellard
    for (s = syminfos; s; s = s->next) {
326 49918a75 pbrook
        symbol = s->lookup_symbol(s, orig_addr);
327 49918a75 pbrook
        if (symbol[0] != '\0') {
328 49918a75 pbrook
            break;
329 49918a75 pbrook
        }
330 b9adb4a6 bellard
    }
331 49918a75 pbrook
332 49918a75 pbrook
    return symbol;
333 b9adb4a6 bellard
}
334 9307c4c1 bellard
335 9307c4c1 bellard
#if !defined(CONFIG_USER_ONLY)
336 9307c4c1 bellard
337 376253ec aliguori
#include "monitor.h"
338 3d2cfdf1 bellard
339 9307c4c1 bellard
static int monitor_disas_is_physical;
340 6a00d601 bellard
static CPUState *monitor_disas_env;
341 9307c4c1 bellard
342 9307c4c1 bellard
static int
343 a5f1b965 blueswir1
monitor_read_memory (bfd_vma memaddr, bfd_byte *myaddr, int length,
344 a5f1b965 blueswir1
                     struct disassemble_info *info)
345 9307c4c1 bellard
{
346 9307c4c1 bellard
    if (monitor_disas_is_physical) {
347 54f7b4a3 Stefan Weil
        cpu_physical_memory_read(memaddr, myaddr, length);
348 9307c4c1 bellard
    } else {
349 6a00d601 bellard
        cpu_memory_rw_debug(monitor_disas_env, memaddr,myaddr, length, 0);
350 9307c4c1 bellard
    }
351 9307c4c1 bellard
    return 0;
352 9307c4c1 bellard
}
353 9307c4c1 bellard
354 8b7968f7 Stefan Weil
static int GCC_FMT_ATTR(2, 3)
355 8b7968f7 Stefan Weil
monitor_fprintf(FILE *stream, const char *fmt, ...)
356 3d2cfdf1 bellard
{
357 3d2cfdf1 bellard
    va_list ap;
358 3d2cfdf1 bellard
    va_start(ap, fmt);
359 376253ec aliguori
    monitor_vprintf((Monitor *)stream, fmt, ap);
360 3d2cfdf1 bellard
    va_end(ap);
361 3d2cfdf1 bellard
    return 0;
362 3d2cfdf1 bellard
}
363 3d2cfdf1 bellard
364 376253ec aliguori
void monitor_disas(Monitor *mon, CPUState *env,
365 6a00d601 bellard
                   target_ulong pc, int nb_insn, int is_physical, int flags)
366 9307c4c1 bellard
{
367 9307c4c1 bellard
    int count, i;
368 9307c4c1 bellard
    struct disassemble_info disasm_info;
369 9307c4c1 bellard
    int (*print_insn)(bfd_vma pc, disassemble_info *info);
370 9307c4c1 bellard
371 376253ec aliguori
    INIT_DISASSEMBLE_INFO(disasm_info, (FILE *)mon, monitor_fprintf);
372 9307c4c1 bellard
373 6a00d601 bellard
    monitor_disas_env = env;
374 9307c4c1 bellard
    monitor_disas_is_physical = is_physical;
375 9307c4c1 bellard
    disasm_info.read_memory_func = monitor_read_memory;
376 9307c4c1 bellard
377 9307c4c1 bellard
    disasm_info.buffer_vma = pc;
378 9307c4c1 bellard
379 9307c4c1 bellard
#ifdef TARGET_WORDS_BIGENDIAN
380 9307c4c1 bellard
    disasm_info.endian = BFD_ENDIAN_BIG;
381 9307c4c1 bellard
#else
382 9307c4c1 bellard
    disasm_info.endian = BFD_ENDIAN_LITTLE;
383 9307c4c1 bellard
#endif
384 9307c4c1 bellard
#if defined(TARGET_I386)
385 fa15e030 bellard
    if (flags == 2)
386 fa15e030 bellard
        disasm_info.mach = bfd_mach_x86_64;
387 5fafdf24 ths
    else if (flags == 1)
388 9307c4c1 bellard
        disasm_info.mach = bfd_mach_i386_i8086;
389 fa15e030 bellard
    else
390 fa15e030 bellard
        disasm_info.mach = bfd_mach_i386_i386;
391 9307c4c1 bellard
    print_insn = print_insn_i386;
392 9307c4c1 bellard
#elif defined(TARGET_ARM)
393 9307c4c1 bellard
    print_insn = print_insn_arm;
394 cbd669da ths
#elif defined(TARGET_ALPHA)
395 cbd669da ths
    print_insn = print_insn_alpha;
396 9307c4c1 bellard
#elif defined(TARGET_SPARC)
397 9307c4c1 bellard
    print_insn = print_insn_sparc;
398 682c4f15 blueswir1
#ifdef TARGET_SPARC64
399 682c4f15 blueswir1
    disasm_info.mach = bfd_mach_sparc_v9b;
400 682c4f15 blueswir1
#endif
401 9307c4c1 bellard
#elif defined(TARGET_PPC)
402 a2458627 bellard
#ifdef TARGET_PPC64
403 a2458627 bellard
    disasm_info.mach = bfd_mach_ppc64;
404 a2458627 bellard
#else
405 a2458627 bellard
    disasm_info.mach = bfd_mach_ppc;
406 a2458627 bellard
#endif
407 9307c4c1 bellard
    print_insn = print_insn_ppc;
408 e6e5906b pbrook
#elif defined(TARGET_M68K)
409 e6e5906b pbrook
    print_insn = print_insn_m68k;
410 6af0bf9c bellard
#elif defined(TARGET_MIPS)
411 76b3030c bellard
#ifdef TARGET_WORDS_BIGENDIAN
412 6af0bf9c bellard
    print_insn = print_insn_big_mips;
413 76b3030c bellard
#else
414 76b3030c bellard
    print_insn = print_insn_little_mips;
415 76b3030c bellard
#endif
416 b4e1f077 Magnus Damm
#elif defined(TARGET_SH4)
417 b4e1f077 Magnus Damm
    disasm_info.mach = bfd_mach_sh4;
418 b4e1f077 Magnus Damm
    print_insn = print_insn_sh;
419 db500609 Ulrich Hecht
#elif defined(TARGET_S390X)
420 db500609 Ulrich Hecht
    disasm_info.mach = bfd_mach_s390_64;
421 db500609 Ulrich Hecht
    print_insn = print_insn_s390;
422 9307c4c1 bellard
#else
423 376253ec aliguori
    monitor_printf(mon, "0x" TARGET_FMT_lx
424 376253ec aliguori
                   ": Asm output not supported on this arch\n", pc);
425 9307c4c1 bellard
    return;
426 9307c4c1 bellard
#endif
427 9307c4c1 bellard
428 9307c4c1 bellard
    for(i = 0; i < nb_insn; i++) {
429 376253ec aliguori
        monitor_printf(mon, "0x" TARGET_FMT_lx ":  ", pc);
430 9307c4c1 bellard
        count = print_insn(pc, &disasm_info);
431 376253ec aliguori
        monitor_printf(mon, "\n");
432 9307c4c1 bellard
        if (count < 0)
433 9307c4c1 bellard
            break;
434 9307c4c1 bellard
        pc += count;
435 9307c4c1 bellard
    }
436 9307c4c1 bellard
}
437 9307c4c1 bellard
#endif