Revision 33ac7f16 target-mips/cpu.h
b/target-mips/cpu.h | ||
---|---|---|
284 | 284 |
int CCRes; /* Cycle count resolution/divisor */ |
285 | 285 |
int Status_rw_bitmask; /* Read/write bits in CP0_Status */ |
286 | 286 |
|
287 |
#if defined(CONFIG_USER_ONLY)
|
|
287 |
#ifdef CONFIG_USER_ONLY
|
|
288 | 288 |
target_ulong tls_value; |
289 |
#else |
|
290 |
void *irq[8]; |
|
291 | 289 |
#endif |
292 | 290 |
|
293 | 291 |
CPU_COMMON |
... | ... | |
298 | 296 |
const char *initrd_filename; |
299 | 297 |
|
300 | 298 |
mips_def_t *cpu_model; |
299 |
#ifndef CONFIG_USER_ONLY |
|
300 |
void *irq[8]; |
|
301 |
#endif |
|
301 | 302 |
|
302 | 303 |
struct QEMUTimer *timer; /* Internal timer */ |
303 | 304 |
}; |
Also available in: Unified diff