root / hw / dma.c @ 358c6407
History | View | Annotate | Download (9.6 kB)
1 | 27503323 | bellard | /*
|
---|---|---|---|
2 | 27503323 | bellard | * QEMU DMA emulation
|
3 | 27503323 | bellard | *
|
4 | 27503323 | bellard | * Copyright (c) 2003 Vassili Karpov (malc)
|
5 | 27503323 | bellard | *
|
6 | 27503323 | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | 27503323 | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | 27503323 | bellard | * in the Software without restriction, including without limitation the rights
|
9 | 27503323 | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | 27503323 | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | 27503323 | bellard | * furnished to do so, subject to the following conditions:
|
12 | 27503323 | bellard | *
|
13 | 27503323 | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | 27503323 | bellard | * all copies or substantial portions of the Software.
|
15 | 27503323 | bellard | *
|
16 | 27503323 | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | 27503323 | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | 27503323 | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | 27503323 | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | 27503323 | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | 27503323 | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | 27503323 | bellard | * THE SOFTWARE.
|
23 | 27503323 | bellard | */
|
24 | 16d17fdb | bellard | #include "vl.h" |
25 | 27503323 | bellard | |
26 | 27503323 | bellard | #define log(...) fprintf (stderr, "dma: " __VA_ARGS__) |
27 | 27503323 | bellard | #ifdef DEBUG_DMA
|
28 | 27503323 | bellard | #define lwarn(...) fprintf (stderr, "dma: " __VA_ARGS__) |
29 | 27503323 | bellard | #define linfo(...) fprintf (stderr, "dma: " __VA_ARGS__) |
30 | 27503323 | bellard | #define ldebug(...) fprintf (stderr, "dma: " __VA_ARGS__) |
31 | 27503323 | bellard | #else
|
32 | 27503323 | bellard | #define lwarn(...)
|
33 | 27503323 | bellard | #define linfo(...)
|
34 | 27503323 | bellard | #define ldebug(...)
|
35 | 27503323 | bellard | #endif
|
36 | 27503323 | bellard | |
37 | 27503323 | bellard | #define LENOFA(a) ((int) (sizeof(a)/sizeof(a[0]))) |
38 | 27503323 | bellard | |
39 | 27503323 | bellard | struct dma_regs {
|
40 | 27503323 | bellard | int now[2]; |
41 | 27503323 | bellard | uint16_t base[2];
|
42 | 27503323 | bellard | uint8_t mode; |
43 | 27503323 | bellard | uint8_t page; |
44 | 27503323 | bellard | uint8_t dack; |
45 | 27503323 | bellard | uint8_t eop; |
46 | 16f62432 | bellard | DMA_transfer_handler transfer_handler; |
47 | 16f62432 | bellard | void *opaque;
|
48 | 27503323 | bellard | }; |
49 | 27503323 | bellard | |
50 | 27503323 | bellard | #define ADDR 0 |
51 | 27503323 | bellard | #define COUNT 1 |
52 | 27503323 | bellard | |
53 | 27503323 | bellard | static struct dma_cont { |
54 | 27503323 | bellard | uint8_t status; |
55 | 27503323 | bellard | uint8_t command; |
56 | 27503323 | bellard | uint8_t mask; |
57 | 27503323 | bellard | uint8_t flip_flop; |
58 | 9eb153f1 | bellard | int dshift;
|
59 | 27503323 | bellard | struct dma_regs regs[4]; |
60 | 27503323 | bellard | } dma_controllers[2];
|
61 | 27503323 | bellard | |
62 | 27503323 | bellard | enum {
|
63 | 27503323 | bellard | CMD_MEMORY_TO_MEMORY = 0x01,
|
64 | 27503323 | bellard | CMD_FIXED_ADDRESS = 0x02,
|
65 | 27503323 | bellard | CMD_BLOCK_CONTROLLER = 0x04,
|
66 | 27503323 | bellard | CMD_COMPRESSED_TIME = 0x08,
|
67 | 27503323 | bellard | CMD_CYCLIC_PRIORITY = 0x10,
|
68 | 27503323 | bellard | CMD_EXTENDED_WRITE = 0x20,
|
69 | 27503323 | bellard | CMD_LOW_DREQ = 0x40,
|
70 | 27503323 | bellard | CMD_LOW_DACK = 0x80,
|
71 | 27503323 | bellard | CMD_NOT_SUPPORTED = CMD_MEMORY_TO_MEMORY | CMD_FIXED_ADDRESS |
72 | 27503323 | bellard | | CMD_COMPRESSED_TIME | CMD_CYCLIC_PRIORITY | CMD_EXTENDED_WRITE |
73 | 27503323 | bellard | | CMD_LOW_DREQ | CMD_LOW_DACK |
74 | 27503323 | bellard | |
75 | 27503323 | bellard | }; |
76 | 27503323 | bellard | |
77 | 9eb153f1 | bellard | static int channels[8] = {-1, 2, 3, 1, -1, -1, -1, 0}; |
78 | 9eb153f1 | bellard | |
79 | 7d977de7 | bellard | static void write_page (void *opaque, uint32_t nport, uint32_t data) |
80 | 27503323 | bellard | { |
81 | 9eb153f1 | bellard | struct dma_cont *d = opaque;
|
82 | 27503323 | bellard | int ichan;
|
83 | 27503323 | bellard | |
84 | 9eb153f1 | bellard | ichan = channels[nport & 7];
|
85 | 27503323 | bellard | |
86 | 27503323 | bellard | if (-1 == ichan) { |
87 | 27503323 | bellard | log ("invalid channel %#x %#x\n", nport, data);
|
88 | 27503323 | bellard | return;
|
89 | 27503323 | bellard | } |
90 | 9eb153f1 | bellard | d->regs[ichan].page = data; |
91 | 9eb153f1 | bellard | } |
92 | 9eb153f1 | bellard | |
93 | 9eb153f1 | bellard | static uint32_t read_page (void *opaque, uint32_t nport) |
94 | 9eb153f1 | bellard | { |
95 | 9eb153f1 | bellard | struct dma_cont *d = opaque;
|
96 | 9eb153f1 | bellard | int ichan;
|
97 | 27503323 | bellard | |
98 | 9eb153f1 | bellard | ichan = channels[nport & 7];
|
99 | 9eb153f1 | bellard | |
100 | 9eb153f1 | bellard | if (-1 == ichan) { |
101 | 9eb153f1 | bellard | log ("invalid channel read %#x\n", nport);
|
102 | 9eb153f1 | bellard | return 0; |
103 | 9eb153f1 | bellard | } |
104 | 9eb153f1 | bellard | return d->regs[ichan].page;
|
105 | 27503323 | bellard | } |
106 | 27503323 | bellard | |
107 | 9eb153f1 | bellard | static inline void init_chan (struct dma_cont *d, int ichan) |
108 | 27503323 | bellard | { |
109 | 27503323 | bellard | struct dma_regs *r;
|
110 | 27503323 | bellard | |
111 | 9eb153f1 | bellard | r = d->regs + ichan; |
112 | 9eb153f1 | bellard | r->now[ADDR] = r->base[0] << d->dshift;
|
113 | 27503323 | bellard | r->now[COUNT] = 0;
|
114 | 27503323 | bellard | } |
115 | 27503323 | bellard | |
116 | 9eb153f1 | bellard | static inline int getff (struct dma_cont *d) |
117 | 27503323 | bellard | { |
118 | 27503323 | bellard | int ff;
|
119 | 27503323 | bellard | |
120 | 9eb153f1 | bellard | ff = d->flip_flop; |
121 | 9eb153f1 | bellard | d->flip_flop = !ff; |
122 | 27503323 | bellard | return ff;
|
123 | 27503323 | bellard | } |
124 | 27503323 | bellard | |
125 | 7d977de7 | bellard | static uint32_t read_chan (void *opaque, uint32_t nport) |
126 | 27503323 | bellard | { |
127 | 9eb153f1 | bellard | struct dma_cont *d = opaque;
|
128 | 9eb153f1 | bellard | int ichan, nreg, iport, ff, val;
|
129 | 27503323 | bellard | struct dma_regs *r;
|
130 | 27503323 | bellard | |
131 | 9eb153f1 | bellard | iport = (nport >> d->dshift) & 0x0f;
|
132 | 9eb153f1 | bellard | ichan = iport >> 1;
|
133 | 9eb153f1 | bellard | nreg = iport & 1;
|
134 | 9eb153f1 | bellard | r = d->regs + ichan; |
135 | 27503323 | bellard | |
136 | 9eb153f1 | bellard | ff = getff (d); |
137 | 27503323 | bellard | if (nreg)
|
138 | 9eb153f1 | bellard | val = (r->base[COUNT] << d->dshift) - r->now[COUNT]; |
139 | 27503323 | bellard | else
|
140 | 27503323 | bellard | val = r->now[ADDR] + r->now[COUNT]; |
141 | 27503323 | bellard | |
142 | 9eb153f1 | bellard | return (val >> (d->dshift + (ff << 3))) & 0xff; |
143 | 27503323 | bellard | } |
144 | 27503323 | bellard | |
145 | 7d977de7 | bellard | static void write_chan (void *opaque, uint32_t nport, uint32_t data) |
146 | 27503323 | bellard | { |
147 | 9eb153f1 | bellard | struct dma_cont *d = opaque;
|
148 | 9eb153f1 | bellard | int iport, ichan, nreg;
|
149 | 27503323 | bellard | struct dma_regs *r;
|
150 | 27503323 | bellard | |
151 | 9eb153f1 | bellard | iport = (nport >> d->dshift) & 0x0f;
|
152 | 9eb153f1 | bellard | ichan = iport >> 1;
|
153 | 9eb153f1 | bellard | nreg = iport & 1;
|
154 | 9eb153f1 | bellard | r = d->regs + ichan; |
155 | 9eb153f1 | bellard | if (getff (d)) {
|
156 | 3504fe17 | bellard | r->base[nreg] = (r->base[nreg] & 0xff) | ((data << 8) & 0xff00); |
157 | 9eb153f1 | bellard | init_chan (d, ichan); |
158 | 3504fe17 | bellard | } else {
|
159 | 3504fe17 | bellard | r->base[nreg] = (r->base[nreg] & 0xff00) | (data & 0xff); |
160 | 27503323 | bellard | } |
161 | 27503323 | bellard | } |
162 | 27503323 | bellard | |
163 | 7d977de7 | bellard | static void write_cont (void *opaque, uint32_t nport, uint32_t data) |
164 | 27503323 | bellard | { |
165 | 9eb153f1 | bellard | struct dma_cont *d = opaque;
|
166 | 9eb153f1 | bellard | int iport, ichan;
|
167 | 27503323 | bellard | |
168 | 9eb153f1 | bellard | iport = (nport >> d->dshift) & 0x0f;
|
169 | 27503323 | bellard | switch (iport) {
|
170 | 27503323 | bellard | case 8: /* command */ |
171 | df475d18 | bellard | if ((data != 0) && (data & CMD_NOT_SUPPORTED)) { |
172 | 27503323 | bellard | log ("command %#x not supported\n", data);
|
173 | df475d18 | bellard | return;
|
174 | 27503323 | bellard | } |
175 | 27503323 | bellard | d->command = data; |
176 | 27503323 | bellard | break;
|
177 | 27503323 | bellard | |
178 | 27503323 | bellard | case 9: |
179 | 27503323 | bellard | ichan = data & 3;
|
180 | 27503323 | bellard | if (data & 4) { |
181 | 27503323 | bellard | d->status |= 1 << (ichan + 4); |
182 | 27503323 | bellard | } |
183 | 27503323 | bellard | else {
|
184 | 27503323 | bellard | d->status &= ~(1 << (ichan + 4)); |
185 | 27503323 | bellard | } |
186 | 27503323 | bellard | d->status &= ~(1 << ichan);
|
187 | 27503323 | bellard | break;
|
188 | 27503323 | bellard | |
189 | 27503323 | bellard | case 0xa: /* single mask */ |
190 | 27503323 | bellard | if (data & 4) |
191 | 27503323 | bellard | d->mask |= 1 << (data & 3); |
192 | 27503323 | bellard | else
|
193 | 27503323 | bellard | d->mask &= ~(1 << (data & 3)); |
194 | 27503323 | bellard | break;
|
195 | 27503323 | bellard | |
196 | 27503323 | bellard | case 0xb: /* mode */ |
197 | 27503323 | bellard | { |
198 | 16d17fdb | bellard | ichan = data & 3;
|
199 | 16d17fdb | bellard | #ifdef DEBUG_DMA
|
200 | 27503323 | bellard | int op;
|
201 | 27503323 | bellard | int ai;
|
202 | 27503323 | bellard | int dir;
|
203 | 27503323 | bellard | int opmode;
|
204 | 27503323 | bellard | |
205 | 16d17fdb | bellard | op = (data >> 2) & 3; |
206 | 16d17fdb | bellard | ai = (data >> 4) & 1; |
207 | 16d17fdb | bellard | dir = (data >> 5) & 1; |
208 | 16d17fdb | bellard | opmode = (data >> 6) & 3; |
209 | 27503323 | bellard | |
210 | 27503323 | bellard | linfo ("ichan %d, op %d, ai %d, dir %d, opmode %d\n",
|
211 | 27503323 | bellard | ichan, op, ai, dir, opmode); |
212 | 27503323 | bellard | #endif
|
213 | 27503323 | bellard | |
214 | 27503323 | bellard | d->regs[ichan].mode = data; |
215 | 27503323 | bellard | break;
|
216 | 27503323 | bellard | } |
217 | 27503323 | bellard | |
218 | 27503323 | bellard | case 0xc: /* clear flip flop */ |
219 | 27503323 | bellard | d->flip_flop = 0;
|
220 | 27503323 | bellard | break;
|
221 | 27503323 | bellard | |
222 | 27503323 | bellard | case 0xd: /* reset */ |
223 | 27503323 | bellard | d->flip_flop = 0;
|
224 | 27503323 | bellard | d->mask = ~0;
|
225 | 27503323 | bellard | d->status = 0;
|
226 | 27503323 | bellard | d->command = 0;
|
227 | 27503323 | bellard | break;
|
228 | 27503323 | bellard | |
229 | 27503323 | bellard | case 0xe: /* clear mask for all channels */ |
230 | 27503323 | bellard | d->mask = 0;
|
231 | 27503323 | bellard | break;
|
232 | 27503323 | bellard | |
233 | 27503323 | bellard | case 0xf: /* write mask for all channels */ |
234 | 27503323 | bellard | d->mask = data; |
235 | 27503323 | bellard | break;
|
236 | 27503323 | bellard | |
237 | 27503323 | bellard | default:
|
238 | 27503323 | bellard | log ("dma: unknown iport %#x\n", iport);
|
239 | df475d18 | bellard | break;
|
240 | 27503323 | bellard | } |
241 | 27503323 | bellard | |
242 | 16d17fdb | bellard | #ifdef DEBUG_DMA
|
243 | 27503323 | bellard | if (0xc != iport) { |
244 | 9eb153f1 | bellard | linfo ("nport %#06x, ichan % 2d, val %#06x\n",
|
245 | 9eb153f1 | bellard | nport, ichan, data); |
246 | 27503323 | bellard | } |
247 | 27503323 | bellard | #endif
|
248 | 27503323 | bellard | } |
249 | 27503323 | bellard | |
250 | 9eb153f1 | bellard | static uint32_t read_cont (void *opaque, uint32_t nport) |
251 | 9eb153f1 | bellard | { |
252 | 9eb153f1 | bellard | struct dma_cont *d = opaque;
|
253 | 9eb153f1 | bellard | int iport, val;
|
254 | 9eb153f1 | bellard | |
255 | 9eb153f1 | bellard | iport = (nport >> d->dshift) & 0x0f;
|
256 | 9eb153f1 | bellard | switch (iport) {
|
257 | 9eb153f1 | bellard | case 0x08: /* status */ |
258 | 9eb153f1 | bellard | val = d->status; |
259 | 9eb153f1 | bellard | d->status &= 0xf0;
|
260 | 9eb153f1 | bellard | break;
|
261 | 9eb153f1 | bellard | case 0x0f: /* mask */ |
262 | 9eb153f1 | bellard | val = d->mask; |
263 | 9eb153f1 | bellard | break;
|
264 | 9eb153f1 | bellard | default:
|
265 | 9eb153f1 | bellard | val = 0;
|
266 | 9eb153f1 | bellard | break;
|
267 | 9eb153f1 | bellard | } |
268 | 9eb153f1 | bellard | return val;
|
269 | 9eb153f1 | bellard | } |
270 | 9eb153f1 | bellard | |
271 | 27503323 | bellard | int DMA_get_channel_mode (int nchan) |
272 | 27503323 | bellard | { |
273 | 27503323 | bellard | return dma_controllers[nchan > 3].regs[nchan & 3].mode; |
274 | 27503323 | bellard | } |
275 | 27503323 | bellard | |
276 | 27503323 | bellard | void DMA_hold_DREQ (int nchan) |
277 | 27503323 | bellard | { |
278 | 27503323 | bellard | int ncont, ichan;
|
279 | 27503323 | bellard | |
280 | 27503323 | bellard | ncont = nchan > 3;
|
281 | 27503323 | bellard | ichan = nchan & 3;
|
282 | 27503323 | bellard | linfo ("held cont=%d chan=%d\n", ncont, ichan);
|
283 | 27503323 | bellard | dma_controllers[ncont].status |= 1 << (ichan + 4); |
284 | 27503323 | bellard | } |
285 | 27503323 | bellard | |
286 | 27503323 | bellard | void DMA_release_DREQ (int nchan) |
287 | 27503323 | bellard | { |
288 | 27503323 | bellard | int ncont, ichan;
|
289 | 27503323 | bellard | |
290 | 27503323 | bellard | ncont = nchan > 3;
|
291 | 27503323 | bellard | ichan = nchan & 3;
|
292 | 27503323 | bellard | linfo ("released cont=%d chan=%d\n", ncont, ichan);
|
293 | 27503323 | bellard | dma_controllers[ncont].status &= ~(1 << (ichan + 4)); |
294 | 27503323 | bellard | } |
295 | 27503323 | bellard | |
296 | 27503323 | bellard | static void channel_run (int ncont, int ichan) |
297 | 27503323 | bellard | { |
298 | 27503323 | bellard | struct dma_regs *r;
|
299 | 27503323 | bellard | int n;
|
300 | 16f62432 | bellard | target_ulong addr; |
301 | 27503323 | bellard | /* int ai, dir; */
|
302 | 27503323 | bellard | |
303 | 27503323 | bellard | r = dma_controllers[ncont].regs + ichan; |
304 | 27503323 | bellard | /* ai = r->mode & 16; */
|
305 | 27503323 | bellard | /* dir = r->mode & 32 ? -1 : 1; */
|
306 | 27503323 | bellard | |
307 | 16f62432 | bellard | addr = (r->page << 16) | r->now[ADDR];
|
308 | 16f62432 | bellard | n = r->transfer_handler (r->opaque, addr, |
309 | 16f62432 | bellard | (r->base[COUNT] << ncont) + (1 << ncont));
|
310 | 27503323 | bellard | r->now[COUNT] = n; |
311 | 27503323 | bellard | |
312 | 16f62432 | bellard | ldebug ("dma_pos %d size %d\n",
|
313 | 16f62432 | bellard | n, (r->base[1] << ncont) + (1 << ncont)); |
314 | 27503323 | bellard | } |
315 | 27503323 | bellard | |
316 | 27503323 | bellard | void DMA_run (void) |
317 | 27503323 | bellard | { |
318 | 27503323 | bellard | struct dma_cont *d;
|
319 | 27503323 | bellard | int icont, ichan;
|
320 | 27503323 | bellard | |
321 | 27503323 | bellard | d = dma_controllers; |
322 | 27503323 | bellard | |
323 | 27503323 | bellard | for (icont = 0; icont < 2; icont++, d++) { |
324 | 27503323 | bellard | for (ichan = 0; ichan < 4; ichan++) { |
325 | 27503323 | bellard | int mask;
|
326 | 27503323 | bellard | |
327 | 27503323 | bellard | mask = 1 << ichan;
|
328 | 27503323 | bellard | |
329 | 27503323 | bellard | if ((0 == (d->mask & mask)) && (0 != (d->status & (mask << 4)))) |
330 | 27503323 | bellard | channel_run (icont, ichan); |
331 | 27503323 | bellard | } |
332 | 27503323 | bellard | } |
333 | 27503323 | bellard | } |
334 | 27503323 | bellard | |
335 | 27503323 | bellard | void DMA_register_channel (int nchan, |
336 | 16f62432 | bellard | DMA_transfer_handler transfer_handler, |
337 | 16f62432 | bellard | void *opaque)
|
338 | 27503323 | bellard | { |
339 | 27503323 | bellard | struct dma_regs *r;
|
340 | 27503323 | bellard | int ichan, ncont;
|
341 | 27503323 | bellard | |
342 | 27503323 | bellard | ncont = nchan > 3;
|
343 | 27503323 | bellard | ichan = nchan & 3;
|
344 | 27503323 | bellard | |
345 | 27503323 | bellard | r = dma_controllers[ncont].regs + ichan; |
346 | 16f62432 | bellard | r->transfer_handler = transfer_handler; |
347 | 16f62432 | bellard | r->opaque = opaque; |
348 | 16f62432 | bellard | } |
349 | 16f62432 | bellard | |
350 | 16f62432 | bellard | /* request the emulator to transfer a new DMA memory block ASAP */
|
351 | 16f62432 | bellard | void DMA_schedule(int nchan) |
352 | 16f62432 | bellard | { |
353 | 16f62432 | bellard | cpu_interrupt(cpu_single_env, CPU_INTERRUPT_EXIT); |
354 | 27503323 | bellard | } |
355 | 27503323 | bellard | |
356 | 9eb153f1 | bellard | /* dshift = 0: 8 bit DMA, 1 = 16 bit DMA */
|
357 | 9eb153f1 | bellard | static void dma_init2(struct dma_cont *d, int base, int dshift, int page_base) |
358 | 27503323 | bellard | { |
359 | 9eb153f1 | bellard | const static int page_port_list[] = { 0x1, 0x2, 0x3, 0x7 }; |
360 | 27503323 | bellard | int i;
|
361 | 27503323 | bellard | |
362 | 9eb153f1 | bellard | d->dshift = dshift; |
363 | 27503323 | bellard | for (i = 0; i < 8; i++) { |
364 | 9eb153f1 | bellard | register_ioport_write (base + (i << dshift), 1, 1, write_chan, d); |
365 | 9eb153f1 | bellard | register_ioport_read (base + (i << dshift), 1, 1, read_chan, d); |
366 | 27503323 | bellard | } |
367 | 27503323 | bellard | for (i = 0; i < LENOFA (page_port_list); i++) { |
368 | 9eb153f1 | bellard | register_ioport_write (page_base + page_port_list[i], 1, 1, |
369 | 9eb153f1 | bellard | write_page, d); |
370 | 9eb153f1 | bellard | register_ioport_read (page_base + page_port_list[i], 1, 1, |
371 | 9eb153f1 | bellard | read_page, d); |
372 | 27503323 | bellard | } |
373 | 27503323 | bellard | for (i = 0; i < 8; i++) { |
374 | 9eb153f1 | bellard | register_ioport_write (base + ((i + 8) << dshift), 1, 1, |
375 | 9eb153f1 | bellard | write_cont, d); |
376 | 9eb153f1 | bellard | register_ioport_read (base + ((i + 8) << dshift), 1, 1, |
377 | 9eb153f1 | bellard | read_cont, d); |
378 | 27503323 | bellard | } |
379 | 9eb153f1 | bellard | write_cont (d, base + (0x0d << dshift), 0); |
380 | 9eb153f1 | bellard | } |
381 | 27503323 | bellard | |
382 | 9eb153f1 | bellard | void DMA_init (void) |
383 | 9eb153f1 | bellard | { |
384 | 9eb153f1 | bellard | dma_init2(&dma_controllers[0], 0x00, 0, 0x80); |
385 | 9eb153f1 | bellard | dma_init2(&dma_controllers[1], 0xc0, 1, 0x88); |
386 | 27503323 | bellard | } |