root / hw / highbank.c @ 37f32f0f
History | View | Annotate | Download (10.3 kB)
1 |
/*
|
---|---|
2 |
* Calxeda Highbank SoC emulation
|
3 |
*
|
4 |
* Copyright (c) 2010-2012 Calxeda
|
5 |
*
|
6 |
* This program is free software; you can redistribute it and/or modify it
|
7 |
* under the terms and conditions of the GNU General Public License,
|
8 |
* version 2 or later, as published by the Free Software Foundation.
|
9 |
*
|
10 |
* This program is distributed in the hope it will be useful, but WITHOUT
|
11 |
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
12 |
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
13 |
* more details.
|
14 |
*
|
15 |
* You should have received a copy of the GNU General Public License along with
|
16 |
* this program. If not, see <http://www.gnu.org/licenses/>.
|
17 |
*
|
18 |
*/
|
19 |
|
20 |
#include "sysbus.h" |
21 |
#include "arm-misc.h" |
22 |
#include "primecell.h" |
23 |
#include "devices.h" |
24 |
#include "loader.h" |
25 |
#include "net.h" |
26 |
#include "sysemu.h" |
27 |
#include "boards.h" |
28 |
#include "sysbus.h" |
29 |
#include "blockdev.h" |
30 |
#include "exec-memory.h" |
31 |
|
32 |
#define SMP_BOOT_ADDR 0x100 |
33 |
#define SMP_BOOT_REG 0x40 |
34 |
#define GIC_BASE_ADDR 0xfff10000 |
35 |
|
36 |
#define NIRQ_GIC 160 |
37 |
|
38 |
/* Board init. */
|
39 |
static void highbank_cpu_reset(void *opaque) |
40 |
{ |
41 |
CPUState *env = opaque; |
42 |
|
43 |
env->cp15.c15_config_base_address = GIC_BASE_ADDR; |
44 |
} |
45 |
|
46 |
static void hb_write_secondary(CPUState *env, const struct arm_boot_info *info) |
47 |
{ |
48 |
int n;
|
49 |
uint32_t smpboot[] = { |
50 |
0xee100fb0, /* mrc p15, 0, r0, c0, c0, 5 - read current core id */ |
51 |
0xe210000f, /* ands r0, r0, #0x0f */ |
52 |
0xe3a03040, /* mov r3, #0x40 - jump address is 0x40 + 0x10 * core id */ |
53 |
0xe0830200, /* add r0, r3, r0, lsl #4 */ |
54 |
0xe59f2018, /* ldr r2, privbase */ |
55 |
0xe3a01001, /* mov r1, #1 */ |
56 |
0xe5821100, /* str r1, [r2, #256] */ |
57 |
0xe320f003, /* wfi */ |
58 |
0xe5901000, /* ldr r1, [r0] */ |
59 |
0xe1110001, /* tst r1, r1 */ |
60 |
0x0afffffb, /* beq <wfi> */ |
61 |
0xe12fff11, /* bx r1 */ |
62 |
GIC_BASE_ADDR /* privbase: gic address. */
|
63 |
}; |
64 |
for (n = 0; n < ARRAY_SIZE(smpboot); n++) { |
65 |
smpboot[n] = tswap32(smpboot[n]); |
66 |
} |
67 |
rom_add_blob_fixed("smpboot", smpboot, sizeof(smpboot), SMP_BOOT_ADDR); |
68 |
} |
69 |
|
70 |
static void hb_reset_secondary(CPUState *env, const struct arm_boot_info *info) |
71 |
{ |
72 |
switch (info->nb_cpus) {
|
73 |
case 4: |
74 |
stl_phys_notdirty(SMP_BOOT_REG + 0x30, 0); |
75 |
case 3: |
76 |
stl_phys_notdirty(SMP_BOOT_REG + 0x20, 0); |
77 |
case 2: |
78 |
stl_phys_notdirty(SMP_BOOT_REG + 0x10, 0); |
79 |
env->regs[15] = SMP_BOOT_ADDR;
|
80 |
break;
|
81 |
default:
|
82 |
break;
|
83 |
} |
84 |
} |
85 |
|
86 |
#define NUM_REGS 0x200 |
87 |
static void hb_regs_write(void *opaque, target_phys_addr_t offset, |
88 |
uint64_t value, unsigned size)
|
89 |
{ |
90 |
uint32_t *regs = opaque; |
91 |
|
92 |
if (offset == 0xf00) { |
93 |
if (value == 1 || value == 2) { |
94 |
qemu_system_reset_request(); |
95 |
} else if (value == 3) { |
96 |
qemu_system_shutdown_request(); |
97 |
} |
98 |
} |
99 |
|
100 |
regs[offset/4] = value;
|
101 |
} |
102 |
|
103 |
static uint64_t hb_regs_read(void *opaque, target_phys_addr_t offset, |
104 |
unsigned size)
|
105 |
{ |
106 |
uint32_t *regs = opaque; |
107 |
uint32_t value = regs[offset/4];
|
108 |
|
109 |
if ((offset == 0x100) || (offset == 0x108) || (offset == 0x10C)) { |
110 |
value |= 0x30000000;
|
111 |
} |
112 |
|
113 |
return value;
|
114 |
} |
115 |
|
116 |
static const MemoryRegionOps hb_mem_ops = { |
117 |
.read = hb_regs_read, |
118 |
.write = hb_regs_write, |
119 |
.endianness = DEVICE_NATIVE_ENDIAN, |
120 |
}; |
121 |
|
122 |
typedef struct { |
123 |
SysBusDevice busdev; |
124 |
MemoryRegion *iomem; |
125 |
uint32_t regs[NUM_REGS]; |
126 |
} HighbankRegsState; |
127 |
|
128 |
static VMStateDescription vmstate_highbank_regs = {
|
129 |
.name = "highbank-regs",
|
130 |
.version_id = 0,
|
131 |
.minimum_version_id = 0,
|
132 |
.minimum_version_id_old = 0,
|
133 |
.fields = (VMStateField[]) { |
134 |
VMSTATE_UINT32_ARRAY(regs, HighbankRegsState, NUM_REGS), |
135 |
VMSTATE_END_OF_LIST(), |
136 |
}, |
137 |
}; |
138 |
|
139 |
static void highbank_regs_reset(DeviceState *dev) |
140 |
{ |
141 |
SysBusDevice *sys_dev = sysbus_from_qdev(dev); |
142 |
HighbankRegsState *s = FROM_SYSBUS(HighbankRegsState, sys_dev); |
143 |
|
144 |
s->regs[0x40] = 0x05F20121; |
145 |
s->regs[0x41] = 0x2; |
146 |
s->regs[0x42] = 0x05F30121; |
147 |
s->regs[0x43] = 0x05F40121; |
148 |
} |
149 |
|
150 |
static int highbank_regs_init(SysBusDevice *dev) |
151 |
{ |
152 |
HighbankRegsState *s = FROM_SYSBUS(HighbankRegsState, dev); |
153 |
|
154 |
s->iomem = g_new(MemoryRegion, 1);
|
155 |
memory_region_init_io(s->iomem, &hb_mem_ops, s->regs, "highbank_regs",
|
156 |
0x1000);
|
157 |
sysbus_init_mmio(dev, s->iomem); |
158 |
|
159 |
return 0; |
160 |
} |
161 |
|
162 |
static void highbank_regs_class_init(ObjectClass *klass, void *data) |
163 |
{ |
164 |
SysBusDeviceClass *sbc = SYS_BUS_DEVICE_CLASS(klass); |
165 |
DeviceClass *dc = DEVICE_CLASS(klass); |
166 |
|
167 |
sbc->init = highbank_regs_init; |
168 |
dc->desc = "Calxeda Highbank registers";
|
169 |
dc->vmsd = &vmstate_highbank_regs; |
170 |
dc->reset = highbank_regs_reset; |
171 |
} |
172 |
|
173 |
static TypeInfo highbank_regs_info = {
|
174 |
.name = "highbank-regs",
|
175 |
.parent = TYPE_SYS_BUS_DEVICE, |
176 |
.instance_size = sizeof(HighbankRegsState),
|
177 |
.class_init = highbank_regs_class_init, |
178 |
}; |
179 |
|
180 |
static void highbank_regs_register_device(void) |
181 |
{ |
182 |
type_register_static(&highbank_regs_info); |
183 |
} |
184 |
|
185 |
device_init(highbank_regs_register_device) |
186 |
|
187 |
static struct arm_boot_info highbank_binfo; |
188 |
|
189 |
/* ram_size must be set to match the upper bound of memory in the
|
190 |
* device tree (linux/arch/arm/boot/dts/highbank.dts), which is
|
191 |
* normally 0xff900000 or -m 4089. When running this board on a
|
192 |
* 32-bit host, set the reg value of memory to 0xf7ff00000 in the
|
193 |
* device tree and pass -m 2047 to QEMU.
|
194 |
*/
|
195 |
static void highbank_init(ram_addr_t ram_size, |
196 |
const char *boot_device, |
197 |
const char *kernel_filename, const char *kernel_cmdline, |
198 |
const char *initrd_filename, const char *cpu_model) |
199 |
{ |
200 |
CPUState *env = NULL;
|
201 |
DeviceState *dev; |
202 |
SysBusDevice *busdev; |
203 |
qemu_irq *irqp; |
204 |
qemu_irq pic[128];
|
205 |
int n;
|
206 |
qemu_irq cpu_irq[4];
|
207 |
MemoryRegion *sysram; |
208 |
MemoryRegion *dram; |
209 |
MemoryRegion *sysmem; |
210 |
char *sysboot_filename;
|
211 |
|
212 |
if (!cpu_model) {
|
213 |
cpu_model = "cortex-a9";
|
214 |
} |
215 |
|
216 |
for (n = 0; n < smp_cpus; n++) { |
217 |
env = cpu_init(cpu_model); |
218 |
if (!env) {
|
219 |
fprintf(stderr, "Unable to find CPU definition\n");
|
220 |
exit(1);
|
221 |
} |
222 |
irqp = arm_pic_init_cpu(env); |
223 |
cpu_irq[n] = irqp[ARM_PIC_CPU_IRQ]; |
224 |
qemu_register_reset(highbank_cpu_reset, env); |
225 |
} |
226 |
|
227 |
sysmem = get_system_memory(); |
228 |
dram = g_new(MemoryRegion, 1);
|
229 |
memory_region_init_ram(dram, "highbank.dram", ram_size);
|
230 |
/* SDRAM at address zero. */
|
231 |
memory_region_add_subregion(sysmem, 0, dram);
|
232 |
|
233 |
sysram = g_new(MemoryRegion, 1);
|
234 |
memory_region_init_ram(sysram, "highbank.sysram", 0x8000); |
235 |
memory_region_add_subregion(sysmem, 0xfff88000, sysram);
|
236 |
if (bios_name != NULL) { |
237 |
sysboot_filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name); |
238 |
if (sysboot_filename != NULL) { |
239 |
uint32_t filesize = get_image_size(sysboot_filename); |
240 |
if (load_image_targphys("sysram.bin", 0xfff88000, filesize) < 0) { |
241 |
hw_error("Unable to load %s\n", bios_name);
|
242 |
} |
243 |
} else {
|
244 |
hw_error("Unable to find %s\n", bios_name);
|
245 |
} |
246 |
} |
247 |
|
248 |
dev = qdev_create(NULL, "a9mpcore_priv"); |
249 |
qdev_prop_set_uint32(dev, "num-cpu", smp_cpus);
|
250 |
qdev_prop_set_uint32(dev, "num-irq", NIRQ_GIC);
|
251 |
qdev_init_nofail(dev); |
252 |
busdev = sysbus_from_qdev(dev); |
253 |
sysbus_mmio_map(busdev, 0, GIC_BASE_ADDR);
|
254 |
for (n = 0; n < smp_cpus; n++) { |
255 |
sysbus_connect_irq(busdev, n, cpu_irq[n]); |
256 |
} |
257 |
|
258 |
for (n = 0; n < 128; n++) { |
259 |
pic[n] = qdev_get_gpio_in(dev, n); |
260 |
} |
261 |
|
262 |
dev = qdev_create(NULL, "l2x0"); |
263 |
qdev_init_nofail(dev); |
264 |
busdev = sysbus_from_qdev(dev); |
265 |
sysbus_mmio_map(busdev, 0, 0xfff12000); |
266 |
|
267 |
dev = qdev_create(NULL, "sp804"); |
268 |
qdev_prop_set_uint32(dev, "freq0", 150000000); |
269 |
qdev_prop_set_uint32(dev, "freq1", 150000000); |
270 |
qdev_init_nofail(dev); |
271 |
busdev = sysbus_from_qdev(dev); |
272 |
sysbus_mmio_map(busdev, 0, 0xfff34000); |
273 |
sysbus_connect_irq(busdev, 0, pic[18]); |
274 |
sysbus_create_simple("pl011", 0xfff36000, pic[20]); |
275 |
|
276 |
dev = qdev_create(NULL, "highbank-regs"); |
277 |
qdev_init_nofail(dev); |
278 |
busdev = sysbus_from_qdev(dev); |
279 |
sysbus_mmio_map(busdev, 0, 0xfff3c000); |
280 |
|
281 |
sysbus_create_simple("pl061", 0xfff30000, pic[14]); |
282 |
sysbus_create_simple("pl061", 0xfff31000, pic[15]); |
283 |
sysbus_create_simple("pl061", 0xfff32000, pic[16]); |
284 |
sysbus_create_simple("pl061", 0xfff33000, pic[17]); |
285 |
sysbus_create_simple("pl031", 0xfff35000, pic[19]); |
286 |
sysbus_create_simple("pl022", 0xfff39000, pic[23]); |
287 |
|
288 |
sysbus_create_simple("sysbus-ahci", 0xffe08000, pic[83]); |
289 |
|
290 |
if (nd_table[0].vlan) { |
291 |
qemu_check_nic_model(&nd_table[0], "xgmac"); |
292 |
dev = qdev_create(NULL, "xgmac"); |
293 |
qdev_set_nic_properties(dev, &nd_table[0]);
|
294 |
qdev_init_nofail(dev); |
295 |
sysbus_mmio_map(sysbus_from_qdev(dev), 0, 0xfff50000); |
296 |
sysbus_connect_irq(sysbus_from_qdev(dev), 0, pic[77]); |
297 |
sysbus_connect_irq(sysbus_from_qdev(dev), 1, pic[78]); |
298 |
sysbus_connect_irq(sysbus_from_qdev(dev), 2, pic[79]); |
299 |
|
300 |
qemu_check_nic_model(&nd_table[1], "xgmac"); |
301 |
dev = qdev_create(NULL, "xgmac"); |
302 |
qdev_set_nic_properties(dev, &nd_table[1]);
|
303 |
qdev_init_nofail(dev); |
304 |
sysbus_mmio_map(sysbus_from_qdev(dev), 0, 0xfff51000); |
305 |
sysbus_connect_irq(sysbus_from_qdev(dev), 0, pic[80]); |
306 |
sysbus_connect_irq(sysbus_from_qdev(dev), 1, pic[81]); |
307 |
sysbus_connect_irq(sysbus_from_qdev(dev), 2, pic[82]); |
308 |
} |
309 |
|
310 |
highbank_binfo.ram_size = ram_size; |
311 |
highbank_binfo.kernel_filename = kernel_filename; |
312 |
highbank_binfo.kernel_cmdline = kernel_cmdline; |
313 |
highbank_binfo.initrd_filename = initrd_filename; |
314 |
/* highbank requires a dtb in order to boot, and the dtb will override
|
315 |
* the board ID. The following value is ignored, so set it to -1 to be
|
316 |
* clear that the value is meaningless.
|
317 |
*/
|
318 |
highbank_binfo.board_id = -1;
|
319 |
highbank_binfo.nb_cpus = smp_cpus; |
320 |
highbank_binfo.loader_start = 0;
|
321 |
highbank_binfo.write_secondary_boot = hb_write_secondary; |
322 |
highbank_binfo.secondary_cpu_reset_hook = hb_reset_secondary; |
323 |
arm_load_kernel(first_cpu, &highbank_binfo); |
324 |
} |
325 |
|
326 |
static QEMUMachine highbank_machine = {
|
327 |
.name = "highbank",
|
328 |
.desc = "Calxeda Highbank (ECX-1000)",
|
329 |
.init = highbank_init, |
330 |
.use_scsi = 1,
|
331 |
.max_cpus = 4,
|
332 |
}; |
333 |
|
334 |
static void highbank_machine_init(void) |
335 |
{ |
336 |
qemu_register_machine(&highbank_machine); |
337 |
} |
338 |
|
339 |
machine_init(highbank_machine_init); |