root / hw / pci_host.h @ 37f32f0f
History | View | Annotate | Download (2.3 kB)
1 |
/*
|
---|---|
2 |
* QEMU Common PCI Host bridge configuration data space access routines.
|
3 |
*
|
4 |
* Copyright (c) 2006 Fabrice Bellard
|
5 |
*
|
6 |
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 |
* of this software and associated documentation files (the "Software"), to deal
|
8 |
* in the Software without restriction, including without limitation the rights
|
9 |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 |
* copies of the Software, and to permit persons to whom the Software is
|
11 |
* furnished to do so, subject to the following conditions:
|
12 |
*
|
13 |
* The above copyright notice and this permission notice shall be included in
|
14 |
* all copies or substantial portions of the Software.
|
15 |
*
|
16 |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 |
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 |
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 |
* THE SOFTWARE.
|
23 |
*/
|
24 |
|
25 |
/* Worker routines for a PCI host controller that uses an {address,data}
|
26 |
register pair to access PCI configuration space. */
|
27 |
|
28 |
#ifndef PCI_HOST_H
|
29 |
#define PCI_HOST_H
|
30 |
|
31 |
#include "sysbus.h" |
32 |
|
33 |
struct PCIHostState {
|
34 |
SysBusDevice busdev; |
35 |
MemoryRegion conf_mem; |
36 |
MemoryRegion data_mem; |
37 |
MemoryRegion mmcfg; |
38 |
MemoryRegion *address_space; |
39 |
uint32_t config_reg; |
40 |
PCIBus *bus; |
41 |
}; |
42 |
|
43 |
/* common internal helpers for PCI/PCIe hosts, cut off overflows */
|
44 |
void pci_host_config_write_common(PCIDevice *pci_dev, uint32_t addr,
|
45 |
uint32_t limit, uint32_t val, uint32_t len); |
46 |
uint32_t pci_host_config_read_common(PCIDevice *pci_dev, uint32_t addr, |
47 |
uint32_t limit, uint32_t len); |
48 |
|
49 |
void pci_data_write(PCIBus *s, uint32_t addr, uint32_t val, int len); |
50 |
uint32_t pci_data_read(PCIBus *s, uint32_t addr, int len);
|
51 |
|
52 |
extern const MemoryRegionOps pci_host_conf_le_ops; |
53 |
extern const MemoryRegionOps pci_host_conf_be_ops; |
54 |
extern const MemoryRegionOps pci_host_data_le_ops; |
55 |
extern const MemoryRegionOps pci_host_data_be_ops; |
56 |
|
57 |
#endif /* PCI_HOST_H */ |