root / hw / versatilepb.c @ 39c20577
History | View | Annotate | Download (11.4 kB)
1 | 5fafdf24 | ths | /*
|
---|---|---|---|
2 | 16406950 | pbrook | * ARM Versatile Platform/Application Baseboard System emulation.
|
3 | cdbdb648 | pbrook | *
|
4 | a1bb27b1 | pbrook | * Copyright (c) 2005-2007 CodeSourcery.
|
5 | cdbdb648 | pbrook | * Written by Paul Brook
|
6 | cdbdb648 | pbrook | *
|
7 | 8e31bf38 | Matthew Fernandez | * This code is licensed under the GPL.
|
8 | cdbdb648 | pbrook | */
|
9 | cdbdb648 | pbrook | |
10 | 2e9bdce5 | Paul Brook | #include "sysbus.h" |
11 | 87ecb68b | pbrook | #include "arm-misc.h" |
12 | 87ecb68b | pbrook | #include "devices.h" |
13 | 87ecb68b | pbrook | #include "net.h" |
14 | 87ecb68b | pbrook | #include "sysemu.h" |
15 | 87ecb68b | pbrook | #include "pci.h" |
16 | 87ecb68b | pbrook | #include "boards.h" |
17 | 2446333c | Blue Swirl | #include "blockdev.h" |
18 | 62ceeb2c | Avi Kivity | #include "exec-memory.h" |
19 | cdbdb648 | pbrook | |
20 | cdbdb648 | pbrook | /* Primary interrupt controller. */
|
21 | cdbdb648 | pbrook | |
22 | cdbdb648 | pbrook | typedef struct vpb_sic_state |
23 | cdbdb648 | pbrook | { |
24 | 3950f18b | Paul Brook | SysBusDevice busdev; |
25 | 62ceeb2c | Avi Kivity | MemoryRegion iomem; |
26 | cdbdb648 | pbrook | uint32_t level; |
27 | cdbdb648 | pbrook | uint32_t mask; |
28 | cdbdb648 | pbrook | uint32_t pic_enable; |
29 | 97aff481 | Paul Brook | qemu_irq parent[32];
|
30 | cdbdb648 | pbrook | int irq;
|
31 | cdbdb648 | pbrook | } vpb_sic_state; |
32 | cdbdb648 | pbrook | |
33 | a796d0ac | Peter Maydell | static const VMStateDescription vmstate_vpb_sic = { |
34 | a796d0ac | Peter Maydell | .name = "versatilepb_sic",
|
35 | a796d0ac | Peter Maydell | .version_id = 1,
|
36 | a796d0ac | Peter Maydell | .minimum_version_id = 1,
|
37 | a796d0ac | Peter Maydell | .fields = (VMStateField[]) { |
38 | a796d0ac | Peter Maydell | VMSTATE_UINT32(level, vpb_sic_state), |
39 | a796d0ac | Peter Maydell | VMSTATE_UINT32(mask, vpb_sic_state), |
40 | a796d0ac | Peter Maydell | VMSTATE_UINT32(pic_enable, vpb_sic_state), |
41 | a796d0ac | Peter Maydell | VMSTATE_END_OF_LIST() |
42 | a796d0ac | Peter Maydell | } |
43 | a796d0ac | Peter Maydell | }; |
44 | a796d0ac | Peter Maydell | |
45 | cdbdb648 | pbrook | static void vpb_sic_update(vpb_sic_state *s) |
46 | cdbdb648 | pbrook | { |
47 | cdbdb648 | pbrook | uint32_t flags; |
48 | cdbdb648 | pbrook | |
49 | cdbdb648 | pbrook | flags = s->level & s->mask; |
50 | d537cf6c | pbrook | qemu_set_irq(s->parent[s->irq], flags != 0);
|
51 | cdbdb648 | pbrook | } |
52 | cdbdb648 | pbrook | |
53 | cdbdb648 | pbrook | static void vpb_sic_update_pic(vpb_sic_state *s) |
54 | cdbdb648 | pbrook | { |
55 | cdbdb648 | pbrook | int i;
|
56 | cdbdb648 | pbrook | uint32_t mask; |
57 | cdbdb648 | pbrook | |
58 | cdbdb648 | pbrook | for (i = 21; i <= 30; i++) { |
59 | cdbdb648 | pbrook | mask = 1u << i;
|
60 | cdbdb648 | pbrook | if (!(s->pic_enable & mask))
|
61 | cdbdb648 | pbrook | continue;
|
62 | d537cf6c | pbrook | qemu_set_irq(s->parent[i], (s->level & mask) != 0);
|
63 | cdbdb648 | pbrook | } |
64 | cdbdb648 | pbrook | } |
65 | cdbdb648 | pbrook | |
66 | cdbdb648 | pbrook | static void vpb_sic_set_irq(void *opaque, int irq, int level) |
67 | cdbdb648 | pbrook | { |
68 | cdbdb648 | pbrook | vpb_sic_state *s = (vpb_sic_state *)opaque; |
69 | cdbdb648 | pbrook | if (level)
|
70 | cdbdb648 | pbrook | s->level |= 1u << irq;
|
71 | cdbdb648 | pbrook | else
|
72 | cdbdb648 | pbrook | s->level &= ~(1u << irq);
|
73 | cdbdb648 | pbrook | if (s->pic_enable & (1u << irq)) |
74 | d537cf6c | pbrook | qemu_set_irq(s->parent[irq], level); |
75 | cdbdb648 | pbrook | vpb_sic_update(s); |
76 | cdbdb648 | pbrook | } |
77 | cdbdb648 | pbrook | |
78 | 62ceeb2c | Avi Kivity | static uint64_t vpb_sic_read(void *opaque, target_phys_addr_t offset, |
79 | 62ceeb2c | Avi Kivity | unsigned size)
|
80 | cdbdb648 | pbrook | { |
81 | cdbdb648 | pbrook | vpb_sic_state *s = (vpb_sic_state *)opaque; |
82 | cdbdb648 | pbrook | |
83 | cdbdb648 | pbrook | switch (offset >> 2) { |
84 | cdbdb648 | pbrook | case 0: /* STATUS */ |
85 | cdbdb648 | pbrook | return s->level & s->mask;
|
86 | cdbdb648 | pbrook | case 1: /* RAWSTAT */ |
87 | cdbdb648 | pbrook | return s->level;
|
88 | cdbdb648 | pbrook | case 2: /* ENABLE */ |
89 | cdbdb648 | pbrook | return s->mask;
|
90 | cdbdb648 | pbrook | case 4: /* SOFTINT */ |
91 | cdbdb648 | pbrook | return s->level & 1; |
92 | cdbdb648 | pbrook | case 8: /* PICENABLE */ |
93 | cdbdb648 | pbrook | return s->pic_enable;
|
94 | cdbdb648 | pbrook | default:
|
95 | e69954b9 | pbrook | printf ("vpb_sic_read: Bad register offset 0x%x\n", (int)offset); |
96 | cdbdb648 | pbrook | return 0; |
97 | cdbdb648 | pbrook | } |
98 | cdbdb648 | pbrook | } |
99 | cdbdb648 | pbrook | |
100 | c227f099 | Anthony Liguori | static void vpb_sic_write(void *opaque, target_phys_addr_t offset, |
101 | 62ceeb2c | Avi Kivity | uint64_t value, unsigned size)
|
102 | cdbdb648 | pbrook | { |
103 | cdbdb648 | pbrook | vpb_sic_state *s = (vpb_sic_state *)opaque; |
104 | cdbdb648 | pbrook | |
105 | cdbdb648 | pbrook | switch (offset >> 2) { |
106 | cdbdb648 | pbrook | case 2: /* ENSET */ |
107 | cdbdb648 | pbrook | s->mask |= value; |
108 | cdbdb648 | pbrook | break;
|
109 | cdbdb648 | pbrook | case 3: /* ENCLR */ |
110 | cdbdb648 | pbrook | s->mask &= ~value; |
111 | cdbdb648 | pbrook | break;
|
112 | cdbdb648 | pbrook | case 4: /* SOFTINTSET */ |
113 | cdbdb648 | pbrook | if (value)
|
114 | cdbdb648 | pbrook | s->mask |= 1;
|
115 | cdbdb648 | pbrook | break;
|
116 | cdbdb648 | pbrook | case 5: /* SOFTINTCLR */ |
117 | cdbdb648 | pbrook | if (value)
|
118 | cdbdb648 | pbrook | s->mask &= ~1u;
|
119 | cdbdb648 | pbrook | break;
|
120 | cdbdb648 | pbrook | case 8: /* PICENSET */ |
121 | cdbdb648 | pbrook | s->pic_enable |= (value & 0x7fe00000);
|
122 | cdbdb648 | pbrook | vpb_sic_update_pic(s); |
123 | cdbdb648 | pbrook | break;
|
124 | cdbdb648 | pbrook | case 9: /* PICENCLR */ |
125 | cdbdb648 | pbrook | s->pic_enable &= ~value; |
126 | cdbdb648 | pbrook | vpb_sic_update_pic(s); |
127 | cdbdb648 | pbrook | break;
|
128 | cdbdb648 | pbrook | default:
|
129 | e69954b9 | pbrook | printf ("vpb_sic_write: Bad register offset 0x%x\n", (int)offset); |
130 | cdbdb648 | pbrook | return;
|
131 | cdbdb648 | pbrook | } |
132 | cdbdb648 | pbrook | vpb_sic_update(s); |
133 | cdbdb648 | pbrook | } |
134 | cdbdb648 | pbrook | |
135 | 62ceeb2c | Avi Kivity | static const MemoryRegionOps vpb_sic_ops = { |
136 | 62ceeb2c | Avi Kivity | .read = vpb_sic_read, |
137 | 62ceeb2c | Avi Kivity | .write = vpb_sic_write, |
138 | 62ceeb2c | Avi Kivity | .endianness = DEVICE_NATIVE_ENDIAN, |
139 | cdbdb648 | pbrook | }; |
140 | cdbdb648 | pbrook | |
141 | 81a322d4 | Gerd Hoffmann | static int vpb_sic_init(SysBusDevice *dev) |
142 | cdbdb648 | pbrook | { |
143 | 3950f18b | Paul Brook | vpb_sic_state *s = FROM_SYSBUS(vpb_sic_state, dev); |
144 | 97aff481 | Paul Brook | int i;
|
145 | cdbdb648 | pbrook | |
146 | 067a3ddc | Paul Brook | qdev_init_gpio_in(&dev->qdev, vpb_sic_set_irq, 32);
|
147 | 97aff481 | Paul Brook | for (i = 0; i < 32; i++) { |
148 | 3950f18b | Paul Brook | sysbus_init_irq(dev, &s->parent[i]); |
149 | 97aff481 | Paul Brook | } |
150 | 3950f18b | Paul Brook | s->irq = 31;
|
151 | 62ceeb2c | Avi Kivity | memory_region_init_io(&s->iomem, &vpb_sic_ops, s, "vpb-sic", 0x1000); |
152 | 750ecd44 | Avi Kivity | sysbus_init_mmio(dev, &s->iomem); |
153 | 81a322d4 | Gerd Hoffmann | return 0; |
154 | cdbdb648 | pbrook | } |
155 | cdbdb648 | pbrook | |
156 | cdbdb648 | pbrook | /* Board init. */
|
157 | cdbdb648 | pbrook | |
158 | 16406950 | pbrook | /* The AB and PB boards both use the same core, just with different
|
159 | 16406950 | pbrook | peripherans and expansion busses. For now we emulate a subset of the
|
160 | 16406950 | pbrook | PB peripherals and just change the board ID. */
|
161 | cdbdb648 | pbrook | |
162 | f93eb9ff | balrog | static struct arm_boot_info versatile_binfo; |
163 | f93eb9ff | balrog | |
164 | c227f099 | Anthony Liguori | static void versatile_init(ram_addr_t ram_size, |
165 | 3023f332 | aliguori | const char *boot_device, |
166 | cdbdb648 | pbrook | const char *kernel_filename, const char *kernel_cmdline, |
167 | 3371d272 | pbrook | const char *initrd_filename, const char *cpu_model, |
168 | 3371d272 | pbrook | int board_id)
|
169 | cdbdb648 | pbrook | { |
170 | 5ae93306 | Andreas Färber | CPUARMState *env; |
171 | 62ceeb2c | Avi Kivity | MemoryRegion *sysmem = get_system_memory(); |
172 | 62ceeb2c | Avi Kivity | MemoryRegion *ram = g_new(MemoryRegion, 1);
|
173 | 97aff481 | Paul Brook | qemu_irq *cpu_pic; |
174 | 97aff481 | Paul Brook | qemu_irq pic[32];
|
175 | 3950f18b | Paul Brook | qemu_irq sic[32];
|
176 | 242ea2c6 | Peter Maydell | DeviceState *dev, *sysctl; |
177 | 7d6e771f | Peter Maydell | SysBusDevice *busdev; |
178 | d028d02d | Mathieu Sonet | DeviceState *pl041; |
179 | 502a5395 | pbrook | PCIBus *pci_bus; |
180 | 502a5395 | pbrook | NICInfo *nd; |
181 | 502a5395 | pbrook | int n;
|
182 | 502a5395 | pbrook | int done_smc = 0; |
183 | cdbdb648 | pbrook | |
184 | 3371d272 | pbrook | if (!cpu_model)
|
185 | 3371d272 | pbrook | cpu_model = "arm926";
|
186 | aaed909a | bellard | env = cpu_init(cpu_model); |
187 | aaed909a | bellard | if (!env) {
|
188 | aaed909a | bellard | fprintf(stderr, "Unable to find CPU definition\n");
|
189 | aaed909a | bellard | exit(1);
|
190 | aaed909a | bellard | } |
191 | c5705a77 | Avi Kivity | memory_region_init_ram(ram, "versatile.ram", ram_size);
|
192 | c5705a77 | Avi Kivity | vmstate_register_ram_global(ram); |
193 | 1235fc06 | ths | /* ??? RAM should repeat to fill physical memory space. */
|
194 | cdbdb648 | pbrook | /* SDRAM at address zero. */
|
195 | 62ceeb2c | Avi Kivity | memory_region_add_subregion(sysmem, 0, ram);
|
196 | cdbdb648 | pbrook | |
197 | 242ea2c6 | Peter Maydell | sysctl = qdev_create(NULL, "realview_sysctl"); |
198 | 242ea2c6 | Peter Maydell | qdev_prop_set_uint32(sysctl, "sys_id", 0x41007004); |
199 | 242ea2c6 | Peter Maydell | qdev_prop_set_uint32(sysctl, "proc_id", 0x02000000); |
200 | 7a65c8cc | Peter Maydell | qdev_init_nofail(sysctl); |
201 | 242ea2c6 | Peter Maydell | sysbus_mmio_map(sysbus_from_qdev(sysctl), 0, 0x10000000); |
202 | 242ea2c6 | Peter Maydell | |
203 | 97aff481 | Paul Brook | cpu_pic = arm_pic_init_cpu(env); |
204 | 97aff481 | Paul Brook | dev = sysbus_create_varargs("pl190", 0x10140000, |
205 | 97aff481 | Paul Brook | cpu_pic[0], cpu_pic[1], NULL); |
206 | 97aff481 | Paul Brook | for (n = 0; n < 32; n++) { |
207 | 067a3ddc | Paul Brook | pic[n] = qdev_get_gpio_in(dev, n); |
208 | 97aff481 | Paul Brook | } |
209 | 3950f18b | Paul Brook | dev = sysbus_create_simple("versatilepb_sic", 0x10003000, NULL); |
210 | 3950f18b | Paul Brook | for (n = 0; n < 32; n++) { |
211 | 3950f18b | Paul Brook | sysbus_connect_irq(sysbus_from_qdev(dev), n, pic[n]); |
212 | 067a3ddc | Paul Brook | sic[n] = qdev_get_gpio_in(dev, n); |
213 | 3950f18b | Paul Brook | } |
214 | 86394e96 | Paul Brook | |
215 | 86394e96 | Paul Brook | sysbus_create_simple("pl050_keyboard", 0x10006000, sic[3]); |
216 | 86394e96 | Paul Brook | sysbus_create_simple("pl050_mouse", 0x10007000, sic[4]); |
217 | cdbdb648 | pbrook | |
218 | 7d6e771f | Peter Maydell | dev = qdev_create(NULL, "versatile_pci"); |
219 | 7d6e771f | Peter Maydell | busdev = sysbus_from_qdev(dev); |
220 | 7d6e771f | Peter Maydell | qdev_init_nofail(dev); |
221 | 7d6e771f | Peter Maydell | sysbus_mmio_map(busdev, 0, 0x41000000); /* PCI self-config */ |
222 | 7d6e771f | Peter Maydell | sysbus_mmio_map(busdev, 1, 0x42000000); /* PCI config */ |
223 | 7d6e771f | Peter Maydell | sysbus_connect_irq(busdev, 0, sic[27]); |
224 | 7d6e771f | Peter Maydell | sysbus_connect_irq(busdev, 1, sic[28]); |
225 | 7d6e771f | Peter Maydell | sysbus_connect_irq(busdev, 2, sic[29]); |
226 | 7d6e771f | Peter Maydell | sysbus_connect_irq(busdev, 3, sic[30]); |
227 | 02e2da45 | Paul Brook | pci_bus = (PCIBus *)qdev_get_child_bus(dev, "pci");
|
228 | 0027b06d | Paul Brook | |
229 | 502a5395 | pbrook | /* The Versatile PCI bridge does not provide access to PCI IO space,
|
230 | 502a5395 | pbrook | so many of the qemu PCI devices are not useable. */
|
231 | 502a5395 | pbrook | for(n = 0; n < nb_nics; n++) { |
232 | 502a5395 | pbrook | nd = &nd_table[n]; |
233 | 0ae18cee | aliguori | |
234 | e6b3c8ca | Peter Maydell | if (!done_smc && (!nd->model || strcmp(nd->model, "smc91c111") == 0)) { |
235 | d537cf6c | pbrook | smc91c111_init(nd, 0x10010000, sic[25]); |
236 | 0ae18cee | aliguori | done_smc = 1;
|
237 | cdbdb648 | pbrook | } else {
|
238 | 07caea31 | Markus Armbruster | pci_nic_init_nofail(nd, "rtl8139", NULL); |
239 | cdbdb648 | pbrook | } |
240 | cdbdb648 | pbrook | } |
241 | 0d92ed30 | pbrook | if (usb_enabled) {
|
242 | afb9a60e | Gerd Hoffmann | pci_create_simple(pci_bus, -1, "pci-ohci"); |
243 | 0d92ed30 | pbrook | } |
244 | 9be5dafe | Paul Brook | n = drive_get_max_bus(IF_SCSI); |
245 | 9be5dafe | Paul Brook | while (n >= 0) { |
246 | 9be5dafe | Paul Brook | pci_create_simple(pci_bus, -1, "lsi53c895a"); |
247 | 9be5dafe | Paul Brook | n--; |
248 | 7d8406be | pbrook | } |
249 | cdbdb648 | pbrook | |
250 | a7d518a6 | Paul Brook | sysbus_create_simple("pl011", 0x101f1000, pic[12]); |
251 | a7d518a6 | Paul Brook | sysbus_create_simple("pl011", 0x101f2000, pic[13]); |
252 | a7d518a6 | Paul Brook | sysbus_create_simple("pl011", 0x101f3000, pic[14]); |
253 | a7d518a6 | Paul Brook | sysbus_create_simple("pl011", 0x10009000, sic[6]); |
254 | cdbdb648 | pbrook | |
255 | b4496b13 | Paul Brook | sysbus_create_simple("pl080", 0x10130000, pic[17]); |
256 | 6a824ec3 | Paul Brook | sysbus_create_simple("sp804", 0x101e2000, pic[4]); |
257 | 6a824ec3 | Paul Brook | sysbus_create_simple("sp804", 0x101e3000, pic[5]); |
258 | cdbdb648 | pbrook | |
259 | cdbdb648 | pbrook | /* The versatile/PB actually has a modified Color LCD controller
|
260 | cdbdb648 | pbrook | that includes hardware cursor support from the PL111. */
|
261 | 242ea2c6 | Peter Maydell | dev = sysbus_create_simple("pl110_versatile", 0x10120000, pic[16]); |
262 | 242ea2c6 | Peter Maydell | /* Wire up the mux control signals from the SYS_CLCD register */
|
263 | 242ea2c6 | Peter Maydell | qdev_connect_gpio_out(sysctl, 0, qdev_get_gpio_in(dev, 0)); |
264 | cdbdb648 | pbrook | |
265 | aa9311d8 | Paul Brook | sysbus_create_varargs("pl181", 0x10005000, sic[22], sic[1], NULL); |
266 | aa9311d8 | Paul Brook | sysbus_create_varargs("pl181", 0x1000b000, sic[23], sic[2], NULL); |
267 | a1bb27b1 | pbrook | |
268 | 7e1543c2 | pbrook | /* Add PL031 Real Time Clock. */
|
269 | a63bdb31 | Paul Brook | sysbus_create_simple("pl031", 0x101e8000, pic[10]); |
270 | 7e1543c2 | pbrook | |
271 | d028d02d | Mathieu Sonet | /* Add PL041 AACI Interface to the LM4549 codec */
|
272 | d028d02d | Mathieu Sonet | pl041 = qdev_create(NULL, "pl041"); |
273 | d028d02d | Mathieu Sonet | qdev_prop_set_uint32(pl041, "nc_fifo_depth", 512); |
274 | d028d02d | Mathieu Sonet | qdev_init_nofail(pl041); |
275 | d028d02d | Mathieu Sonet | sysbus_mmio_map(sysbus_from_qdev(pl041), 0, 0x10004000); |
276 | d028d02d | Mathieu Sonet | sysbus_connect_irq(sysbus_from_qdev(pl041), 0, sic[24]); |
277 | d028d02d | Mathieu Sonet | |
278 | 16406950 | pbrook | /* Memory map for Versatile/PB: */
|
279 | cdbdb648 | pbrook | /* 0x10000000 System registers. */
|
280 | cdbdb648 | pbrook | /* 0x10001000 PCI controller config registers. */
|
281 | cdbdb648 | pbrook | /* 0x10002000 Serial bus interface. */
|
282 | cdbdb648 | pbrook | /* 0x10003000 Secondary interrupt controller. */
|
283 | cdbdb648 | pbrook | /* 0x10004000 AACI (audio). */
|
284 | a1bb27b1 | pbrook | /* 0x10005000 MMCI0. */
|
285 | cdbdb648 | pbrook | /* 0x10006000 KMI0 (keyboard). */
|
286 | cdbdb648 | pbrook | /* 0x10007000 KMI1 (mouse). */
|
287 | cdbdb648 | pbrook | /* 0x10008000 Character LCD Interface. */
|
288 | cdbdb648 | pbrook | /* 0x10009000 UART3. */
|
289 | cdbdb648 | pbrook | /* 0x1000a000 Smart card 1. */
|
290 | a1bb27b1 | pbrook | /* 0x1000b000 MMCI1. */
|
291 | cdbdb648 | pbrook | /* 0x10010000 Ethernet. */
|
292 | cdbdb648 | pbrook | /* 0x10020000 USB. */
|
293 | cdbdb648 | pbrook | /* 0x10100000 SSMC. */
|
294 | cdbdb648 | pbrook | /* 0x10110000 MPMC. */
|
295 | cdbdb648 | pbrook | /* 0x10120000 CLCD Controller. */
|
296 | cdbdb648 | pbrook | /* 0x10130000 DMA Controller. */
|
297 | cdbdb648 | pbrook | /* 0x10140000 Vectored interrupt controller. */
|
298 | cdbdb648 | pbrook | /* 0x101d0000 AHB Monitor Interface. */
|
299 | cdbdb648 | pbrook | /* 0x101e0000 System Controller. */
|
300 | cdbdb648 | pbrook | /* 0x101e1000 Watchdog Interface. */
|
301 | cdbdb648 | pbrook | /* 0x101e2000 Timer 0/1. */
|
302 | cdbdb648 | pbrook | /* 0x101e3000 Timer 2/3. */
|
303 | cdbdb648 | pbrook | /* 0x101e4000 GPIO port 0. */
|
304 | cdbdb648 | pbrook | /* 0x101e5000 GPIO port 1. */
|
305 | cdbdb648 | pbrook | /* 0x101e6000 GPIO port 2. */
|
306 | cdbdb648 | pbrook | /* 0x101e7000 GPIO port 3. */
|
307 | cdbdb648 | pbrook | /* 0x101e8000 RTC. */
|
308 | cdbdb648 | pbrook | /* 0x101f0000 Smart card 0. */
|
309 | cdbdb648 | pbrook | /* 0x101f1000 UART0. */
|
310 | cdbdb648 | pbrook | /* 0x101f2000 UART1. */
|
311 | cdbdb648 | pbrook | /* 0x101f3000 UART2. */
|
312 | cdbdb648 | pbrook | /* 0x101f4000 SSPI. */
|
313 | cdbdb648 | pbrook | |
314 | f93eb9ff | balrog | versatile_binfo.ram_size = ram_size; |
315 | f93eb9ff | balrog | versatile_binfo.kernel_filename = kernel_filename; |
316 | f93eb9ff | balrog | versatile_binfo.kernel_cmdline = kernel_cmdline; |
317 | f93eb9ff | balrog | versatile_binfo.initrd_filename = initrd_filename; |
318 | f93eb9ff | balrog | versatile_binfo.board_id = board_id; |
319 | f93eb9ff | balrog | arm_load_kernel(env, &versatile_binfo); |
320 | 16406950 | pbrook | } |
321 | 16406950 | pbrook | |
322 | c227f099 | Anthony Liguori | static void vpb_init(ram_addr_t ram_size, |
323 | 3023f332 | aliguori | const char *boot_device, |
324 | 16406950 | pbrook | const char *kernel_filename, const char *kernel_cmdline, |
325 | 94fc95cd | j_mayer | const char *initrd_filename, const char *cpu_model) |
326 | 16406950 | pbrook | { |
327 | fbe1b595 | Paul Brook | versatile_init(ram_size, |
328 | 3023f332 | aliguori | boot_device, |
329 | 16406950 | pbrook | kernel_filename, kernel_cmdline, |
330 | 3371d272 | pbrook | initrd_filename, cpu_model, 0x183);
|
331 | 16406950 | pbrook | } |
332 | 16406950 | pbrook | |
333 | c227f099 | Anthony Liguori | static void vab_init(ram_addr_t ram_size, |
334 | 3023f332 | aliguori | const char *boot_device, |
335 | 16406950 | pbrook | const char *kernel_filename, const char *kernel_cmdline, |
336 | 94fc95cd | j_mayer | const char *initrd_filename, const char *cpu_model) |
337 | 16406950 | pbrook | { |
338 | fbe1b595 | Paul Brook | versatile_init(ram_size, |
339 | 3023f332 | aliguori | boot_device, |
340 | 16406950 | pbrook | kernel_filename, kernel_cmdline, |
341 | 3371d272 | pbrook | initrd_filename, cpu_model, 0x25e);
|
342 | cdbdb648 | pbrook | } |
343 | cdbdb648 | pbrook | |
344 | f80f9ec9 | Anthony Liguori | static QEMUMachine versatilepb_machine = {
|
345 | c9b1ae2c | blueswir1 | .name = "versatilepb",
|
346 | c9b1ae2c | blueswir1 | .desc = "ARM Versatile/PB (ARM926EJ-S)",
|
347 | c9b1ae2c | blueswir1 | .init = vpb_init, |
348 | c9b1ae2c | blueswir1 | .use_scsi = 1,
|
349 | cdbdb648 | pbrook | }; |
350 | 16406950 | pbrook | |
351 | f80f9ec9 | Anthony Liguori | static QEMUMachine versatileab_machine = {
|
352 | c9b1ae2c | blueswir1 | .name = "versatileab",
|
353 | c9b1ae2c | blueswir1 | .desc = "ARM Versatile/AB (ARM926EJ-S)",
|
354 | c9b1ae2c | blueswir1 | .init = vab_init, |
355 | c9b1ae2c | blueswir1 | .use_scsi = 1,
|
356 | 16406950 | pbrook | }; |
357 | 3950f18b | Paul Brook | |
358 | f80f9ec9 | Anthony Liguori | static void versatile_machine_init(void) |
359 | f80f9ec9 | Anthony Liguori | { |
360 | f80f9ec9 | Anthony Liguori | qemu_register_machine(&versatilepb_machine); |
361 | f80f9ec9 | Anthony Liguori | qemu_register_machine(&versatileab_machine); |
362 | f80f9ec9 | Anthony Liguori | } |
363 | f80f9ec9 | Anthony Liguori | |
364 | f80f9ec9 | Anthony Liguori | machine_init(versatile_machine_init); |
365 | f80f9ec9 | Anthony Liguori | |
366 | 999e12bb | Anthony Liguori | static void vpb_sic_class_init(ObjectClass *klass, void *data) |
367 | 999e12bb | Anthony Liguori | { |
368 | 39bffca2 | Anthony Liguori | DeviceClass *dc = DEVICE_CLASS(klass); |
369 | 999e12bb | Anthony Liguori | SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
370 | 999e12bb | Anthony Liguori | |
371 | 999e12bb | Anthony Liguori | k->init = vpb_sic_init; |
372 | 39bffca2 | Anthony Liguori | dc->no_user = 1;
|
373 | 39bffca2 | Anthony Liguori | dc->vmsd = &vmstate_vpb_sic; |
374 | 999e12bb | Anthony Liguori | } |
375 | 999e12bb | Anthony Liguori | |
376 | 39bffca2 | Anthony Liguori | static TypeInfo vpb_sic_info = {
|
377 | 39bffca2 | Anthony Liguori | .name = "versatilepb_sic",
|
378 | 39bffca2 | Anthony Liguori | .parent = TYPE_SYS_BUS_DEVICE, |
379 | 39bffca2 | Anthony Liguori | .instance_size = sizeof(vpb_sic_state),
|
380 | 39bffca2 | Anthony Liguori | .class_init = vpb_sic_class_init, |
381 | a796d0ac | Peter Maydell | }; |
382 | a796d0ac | Peter Maydell | |
383 | 83f7d43a | Andreas Färber | static void versatilepb_register_types(void) |
384 | 3950f18b | Paul Brook | { |
385 | 39bffca2 | Anthony Liguori | type_register_static(&vpb_sic_info); |
386 | 3950f18b | Paul Brook | } |
387 | 3950f18b | Paul Brook | |
388 | 83f7d43a | Andreas Färber | type_init(versatilepb_register_types) |