Revision 3ddacf27
| b/hw/timer/exynos4210_rtc.c | ||
|---|---|---|
| 79 | 79 |
|
| 80 | 80 |
#define RTC_BASE_FREQ 32768 |
| 81 | 81 |
|
| 82 |
#define TYPE_EXYNOS4210_RTC "exynos4210.rtc" |
|
| 83 |
#define EXYNOS4210_RTC(obj) \ |
|
| 84 |
OBJECT_CHECK(Exynos4210RTCState, (obj), TYPE_EXYNOS4210_RTC) |
|
| 85 |
|
|
| 82 | 86 |
typedef struct Exynos4210RTCState {
|
| 83 |
SysBusDevice busdev; |
|
| 87 |
SysBusDevice parent_obj; |
|
| 88 |
|
|
| 84 | 89 |
MemoryRegion iomem; |
| 85 | 90 |
|
| 86 | 91 |
/* registers */ |
| ... | ... | |
| 507 | 512 |
*/ |
| 508 | 513 |
static void exynos4210_rtc_reset(DeviceState *d) |
| 509 | 514 |
{
|
| 510 |
Exynos4210RTCState *s = (Exynos4210RTCState *)d;
|
|
| 515 |
Exynos4210RTCState *s = EXYNOS4210_RTC(d);
|
|
| 511 | 516 |
|
| 512 | 517 |
qemu_get_timedate(&s->current_tm, 0); |
| 513 | 518 |
|
| ... | ... | |
| 544 | 549 |
*/ |
| 545 | 550 |
static int exynos4210_rtc_init(SysBusDevice *dev) |
| 546 | 551 |
{
|
| 547 |
Exynos4210RTCState *s = FROM_SYSBUS(Exynos4210RTCState, dev);
|
|
| 552 |
Exynos4210RTCState *s = EXYNOS4210_RTC(dev);
|
|
| 548 | 553 |
QEMUBH *bh; |
| 549 | 554 |
|
| 550 | 555 |
bh = qemu_bh_new(exynos4210_rtc_tick, s); |
| ... | ... | |
| 577 | 582 |
} |
| 578 | 583 |
|
| 579 | 584 |
static const TypeInfo exynos4210_rtc_info = {
|
| 580 |
.name = "exynos4210.rtc",
|
|
| 585 |
.name = TYPE_EXYNOS4210_RTC,
|
|
| 581 | 586 |
.parent = TYPE_SYS_BUS_DEVICE, |
| 582 | 587 |
.instance_size = sizeof(Exynos4210RTCState), |
| 583 | 588 |
.class_init = exynos4210_rtc_class_init, |
Also available in: Unified diff