root / target-mips / helper.c @ 3f20e1dd
History | View | Annotate | Download (12.4 kB)
1 | 6af0bf9c | bellard | /*
|
---|---|---|---|
2 | 6af0bf9c | bellard | * MIPS emulation helpers for qemu.
|
3 | 6af0bf9c | bellard | *
|
4 | 6af0bf9c | bellard | * Copyright (c) 2004-2005 Jocelyn Mayer
|
5 | 6af0bf9c | bellard | *
|
6 | 6af0bf9c | bellard | * This library is free software; you can redistribute it and/or
|
7 | 6af0bf9c | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | 6af0bf9c | bellard | * License as published by the Free Software Foundation; either
|
9 | 6af0bf9c | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | 6af0bf9c | bellard | *
|
11 | 6af0bf9c | bellard | * This library is distributed in the hope that it will be useful,
|
12 | 6af0bf9c | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 6af0bf9c | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 6af0bf9c | bellard | * Lesser General Public License for more details.
|
15 | 6af0bf9c | bellard | *
|
16 | 6af0bf9c | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | 6af0bf9c | bellard | * License along with this library; if not, write to the Free Software
|
18 | 6af0bf9c | bellard | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 | 6af0bf9c | bellard | */
|
20 | e37e863f | bellard | #include <stdarg.h> |
21 | e37e863f | bellard | #include <stdlib.h> |
22 | e37e863f | bellard | #include <stdio.h> |
23 | e37e863f | bellard | #include <string.h> |
24 | e37e863f | bellard | #include <inttypes.h> |
25 | e37e863f | bellard | #include <signal.h> |
26 | e37e863f | bellard | #include <assert.h> |
27 | e37e863f | bellard | |
28 | e37e863f | bellard | #include "cpu.h" |
29 | e37e863f | bellard | #include "exec-all.h" |
30 | 6af0bf9c | bellard | |
31 | 6af0bf9c | bellard | /* MIPS32 4K MMU emulation */
|
32 | 9fb63ac2 | bellard | #ifdef MIPS_USES_R4K_TLB
|
33 | 6af0bf9c | bellard | static int map_address (CPUState *env, target_ulong *physical, int *prot, |
34 | 6af0bf9c | bellard | target_ulong address, int rw, int access_type) |
35 | 6af0bf9c | bellard | { |
36 | 6af0bf9c | bellard | tlb_t *tlb; |
37 | 6af0bf9c | bellard | target_ulong tag; |
38 | 6af0bf9c | bellard | uint8_t ASID; |
39 | 6af0bf9c | bellard | int i, n;
|
40 | 6af0bf9c | bellard | int ret;
|
41 | 6af0bf9c | bellard | |
42 | 6af0bf9c | bellard | ret = -2;
|
43 | 6af0bf9c | bellard | tag = (address & 0xFFFFE000);
|
44 | 6af0bf9c | bellard | ASID = env->CP0_EntryHi & 0x000000FF;
|
45 | 7a962d30 | bellard | for (i = 0; i < MIPS_TLB_NB; i++) { |
46 | 6af0bf9c | bellard | tlb = &env->tlb[i]; |
47 | 6af0bf9c | bellard | /* Check ASID, virtual page number & size */
|
48 | 6af0bf9c | bellard | if ((tlb->G == 1 || tlb->ASID == ASID) && |
49 | 6af0bf9c | bellard | tlb->VPN == tag && address < tlb->end) { |
50 | 6af0bf9c | bellard | /* TLB match */
|
51 | 6af0bf9c | bellard | n = (address >> 12) & 1; |
52 | 6af0bf9c | bellard | /* Check access rights */
|
53 | 6af0bf9c | bellard | if ((tlb->V[n] & 2) && (rw == 0 || (tlb->D[n] & 4))) { |
54 | 6af0bf9c | bellard | *physical = tlb->PFN[n] | (address & 0xFFF);
|
55 | 9fb63ac2 | bellard | *prot = PAGE_READ; |
56 | 6af0bf9c | bellard | if (tlb->D[n])
|
57 | 9fb63ac2 | bellard | *prot |= PAGE_WRITE; |
58 | 6af0bf9c | bellard | return 0; |
59 | 6af0bf9c | bellard | } else if (!(tlb->V[n] & 2)) { |
60 | 6af0bf9c | bellard | return -3; |
61 | 6af0bf9c | bellard | } else {
|
62 | 6af0bf9c | bellard | return -4; |
63 | 6af0bf9c | bellard | } |
64 | 6af0bf9c | bellard | } |
65 | 6af0bf9c | bellard | } |
66 | 6af0bf9c | bellard | |
67 | 6af0bf9c | bellard | return ret;
|
68 | 6af0bf9c | bellard | } |
69 | 6af0bf9c | bellard | #endif
|
70 | 6af0bf9c | bellard | |
71 | 6af0bf9c | bellard | int get_physical_address (CPUState *env, target_ulong *physical, int *prot, |
72 | 6af0bf9c | bellard | target_ulong address, int rw, int access_type) |
73 | 6af0bf9c | bellard | { |
74 | 6af0bf9c | bellard | int user_mode;
|
75 | 6af0bf9c | bellard | int ret;
|
76 | 6af0bf9c | bellard | |
77 | 6af0bf9c | bellard | /* User mode can only access useg */
|
78 | 6af0bf9c | bellard | user_mode = ((env->hflags & MIPS_HFLAG_MODE) == MIPS_HFLAG_UM) ? 1 : 0; |
79 | 6af0bf9c | bellard | #if 0
|
80 | 6af0bf9c | bellard | if (logfile) {
|
81 | 6af0bf9c | bellard | fprintf(logfile, "user mode %d h %08x\n",
|
82 | 6af0bf9c | bellard | user_mode, env->hflags);
|
83 | 6af0bf9c | bellard | }
|
84 | 6af0bf9c | bellard | #endif
|
85 | 6af0bf9c | bellard | if (user_mode && address > 0x7FFFFFFFUL) |
86 | 6af0bf9c | bellard | return -1; |
87 | 6af0bf9c | bellard | ret = 0;
|
88 | 6af0bf9c | bellard | if (address < 0x80000000UL) { |
89 | 9fb63ac2 | bellard | if (!(env->hflags & MIPS_HFLAG_ERL)) {
|
90 | 9fb63ac2 | bellard | #ifdef MIPS_USES_R4K_TLB
|
91 | 9fb63ac2 | bellard | ret = map_address(env, physical, prot, address, rw, access_type); |
92 | 6af0bf9c | bellard | #else
|
93 | 6af0bf9c | bellard | *physical = address + 0x40000000UL;
|
94 | 6af0bf9c | bellard | *prot = PAGE_READ | PAGE_WRITE; |
95 | 6af0bf9c | bellard | #endif
|
96 | 6af0bf9c | bellard | } else {
|
97 | 6af0bf9c | bellard | *physical = address; |
98 | 6af0bf9c | bellard | *prot = PAGE_READ | PAGE_WRITE; |
99 | 6af0bf9c | bellard | } |
100 | 6af0bf9c | bellard | } else if (address < 0xA0000000UL) { |
101 | 6af0bf9c | bellard | /* kseg0 */
|
102 | 6af0bf9c | bellard | /* XXX: check supervisor mode */
|
103 | 6af0bf9c | bellard | *physical = address - 0x80000000UL;
|
104 | 6af0bf9c | bellard | *prot = PAGE_READ | PAGE_WRITE; |
105 | 6af0bf9c | bellard | } else if (address < 0xC0000000UL) { |
106 | 6af0bf9c | bellard | /* kseg1 */
|
107 | 6af0bf9c | bellard | /* XXX: check supervisor mode */
|
108 | 6af0bf9c | bellard | *physical = address - 0xA0000000UL;
|
109 | 6af0bf9c | bellard | *prot = PAGE_READ | PAGE_WRITE; |
110 | 6af0bf9c | bellard | } else if (address < 0xE0000000UL) { |
111 | 6af0bf9c | bellard | /* kseg2 */
|
112 | 9fb63ac2 | bellard | #ifdef MIPS_USES_R4K_TLB
|
113 | 9fb63ac2 | bellard | ret = map_address(env, physical, prot, address, rw, access_type); |
114 | 6af0bf9c | bellard | #else
|
115 | 6af0bf9c | bellard | *physical = address; |
116 | 6af0bf9c | bellard | *prot = PAGE_READ | PAGE_WRITE; |
117 | 6af0bf9c | bellard | #endif
|
118 | 6af0bf9c | bellard | } else {
|
119 | 6af0bf9c | bellard | /* kseg3 */
|
120 | 6af0bf9c | bellard | /* XXX: check supervisor mode */
|
121 | 6af0bf9c | bellard | /* XXX: debug segment is not emulated */
|
122 | 9fb63ac2 | bellard | #ifdef MIPS_USES_R4K_TLB
|
123 | 9fb63ac2 | bellard | ret = map_address(env, physical, prot, address, rw, access_type); |
124 | 6af0bf9c | bellard | #else
|
125 | 6af0bf9c | bellard | *physical = address; |
126 | 6af0bf9c | bellard | *prot = PAGE_READ | PAGE_WRITE; |
127 | 6af0bf9c | bellard | #endif
|
128 | 6af0bf9c | bellard | } |
129 | 6af0bf9c | bellard | #if 0
|
130 | 6af0bf9c | bellard | if (logfile) {
|
131 | 6af0bf9c | bellard | fprintf(logfile, "%08x %d %d => %08x %d (%d)\n", address, rw,
|
132 | 6af0bf9c | bellard | access_type, *physical, *prot, ret);
|
133 | 6af0bf9c | bellard | }
|
134 | 6af0bf9c | bellard | #endif
|
135 | 6af0bf9c | bellard | |
136 | 6af0bf9c | bellard | return ret;
|
137 | 6af0bf9c | bellard | } |
138 | 6af0bf9c | bellard | |
139 | 6af0bf9c | bellard | #if defined(CONFIG_USER_ONLY)
|
140 | 6af0bf9c | bellard | target_ulong cpu_get_phys_page_debug(CPUState *env, target_ulong addr) |
141 | 6af0bf9c | bellard | { |
142 | 6af0bf9c | bellard | return addr;
|
143 | 6af0bf9c | bellard | } |
144 | 6af0bf9c | bellard | #else
|
145 | 6af0bf9c | bellard | target_ulong cpu_get_phys_page_debug(CPUState *env, target_ulong addr) |
146 | 6af0bf9c | bellard | { |
147 | 6af0bf9c | bellard | target_ulong phys_addr; |
148 | 6af0bf9c | bellard | int prot;
|
149 | 6af0bf9c | bellard | |
150 | 6af0bf9c | bellard | if (get_physical_address(env, &phys_addr, &prot, addr, 0, ACCESS_INT) != 0) |
151 | 6af0bf9c | bellard | return -1; |
152 | 6af0bf9c | bellard | return phys_addr;
|
153 | 6af0bf9c | bellard | } |
154 | 6af0bf9c | bellard | |
155 | 6af0bf9c | bellard | void cpu_mips_init_mmu (CPUState *env)
|
156 | 6af0bf9c | bellard | { |
157 | 6af0bf9c | bellard | } |
158 | 6af0bf9c | bellard | #endif /* !defined(CONFIG_USER_ONLY) */ |
159 | 6af0bf9c | bellard | |
160 | 6af0bf9c | bellard | int cpu_mips_handle_mmu_fault (CPUState *env, target_ulong address, int rw, |
161 | 6af0bf9c | bellard | int is_user, int is_softmmu) |
162 | 6af0bf9c | bellard | { |
163 | 6af0bf9c | bellard | target_ulong physical; |
164 | 6af0bf9c | bellard | int prot;
|
165 | 6af0bf9c | bellard | int exception = 0, error_code = 0; |
166 | 6af0bf9c | bellard | int access_type;
|
167 | 6af0bf9c | bellard | int ret = 0; |
168 | 6af0bf9c | bellard | |
169 | 6af0bf9c | bellard | if (logfile) {
|
170 | 6af0bf9c | bellard | cpu_dump_state(env, logfile, fprintf, 0);
|
171 | 6af0bf9c | bellard | fprintf(logfile, "%s pc %08x ad %08x rw %d is_user %d smmu %d\n",
|
172 | 6af0bf9c | bellard | __func__, env->PC, address, rw, is_user, is_softmmu); |
173 | 6af0bf9c | bellard | } |
174 | 6af0bf9c | bellard | /* data access */
|
175 | 6af0bf9c | bellard | /* XXX: put correct access by using cpu_restore_state()
|
176 | 6af0bf9c | bellard | correctly */
|
177 | 6af0bf9c | bellard | access_type = ACCESS_INT; |
178 | 6af0bf9c | bellard | if (env->user_mode_only) {
|
179 | 6af0bf9c | bellard | /* user mode only emulation */
|
180 | 6af0bf9c | bellard | ret = -2;
|
181 | 6af0bf9c | bellard | goto do_fault;
|
182 | 6af0bf9c | bellard | } |
183 | 6af0bf9c | bellard | ret = get_physical_address(env, &physical, &prot, |
184 | 6af0bf9c | bellard | address, rw, access_type); |
185 | 6af0bf9c | bellard | if (logfile) {
|
186 | 6af0bf9c | bellard | fprintf(logfile, "%s address=%08x ret %d physical %08x prot %d\n",
|
187 | 6af0bf9c | bellard | __func__, address, ret, physical, prot); |
188 | 6af0bf9c | bellard | } |
189 | 6af0bf9c | bellard | if (ret == 0) { |
190 | 6af0bf9c | bellard | ret = tlb_set_page(env, address & ~0xFFF, physical & ~0xFFF, prot, |
191 | 6af0bf9c | bellard | is_user, is_softmmu); |
192 | 6af0bf9c | bellard | } else if (ret < 0) { |
193 | 6af0bf9c | bellard | do_fault:
|
194 | 6af0bf9c | bellard | switch (ret) {
|
195 | 6af0bf9c | bellard | default:
|
196 | 6af0bf9c | bellard | case -1: |
197 | 6af0bf9c | bellard | /* Reference to kernel address from user mode or supervisor mode */
|
198 | 6af0bf9c | bellard | /* Reference to supervisor address from user mode */
|
199 | 6af0bf9c | bellard | if (rw)
|
200 | 6af0bf9c | bellard | exception = EXCP_AdES; |
201 | 6af0bf9c | bellard | else
|
202 | 6af0bf9c | bellard | exception = EXCP_AdEL; |
203 | 6af0bf9c | bellard | break;
|
204 | 6af0bf9c | bellard | case -2: |
205 | 6af0bf9c | bellard | /* No TLB match for a mapped address */
|
206 | 6af0bf9c | bellard | if (rw)
|
207 | 6af0bf9c | bellard | exception = EXCP_TLBS; |
208 | 6af0bf9c | bellard | else
|
209 | 6af0bf9c | bellard | exception = EXCP_TLBL; |
210 | 6af0bf9c | bellard | error_code = 1;
|
211 | 6af0bf9c | bellard | break;
|
212 | 6af0bf9c | bellard | case -3: |
213 | 6af0bf9c | bellard | /* TLB match with no valid bit */
|
214 | 6af0bf9c | bellard | if (rw)
|
215 | 6af0bf9c | bellard | exception = EXCP_TLBS; |
216 | 6af0bf9c | bellard | else
|
217 | 6af0bf9c | bellard | exception = EXCP_TLBL; |
218 | 6af0bf9c | bellard | error_code = 0;
|
219 | 6af0bf9c | bellard | break;
|
220 | 6af0bf9c | bellard | case -4: |
221 | 6af0bf9c | bellard | /* TLB match but 'D' bit is cleared */
|
222 | 6af0bf9c | bellard | exception = EXCP_LTLBL; |
223 | 6af0bf9c | bellard | break;
|
224 | 6af0bf9c | bellard | |
225 | 6af0bf9c | bellard | } |
226 | 6af0bf9c | bellard | /* Raise exception */
|
227 | 6af0bf9c | bellard | env->CP0_BadVAddr = address; |
228 | 85498508 | bellard | env->CP0_Context = (env->CP0_Context & 0xff800000) |
|
229 | 85498508 | bellard | ((address >> 8) & 0x007ffff0); |
230 | 6af0bf9c | bellard | env->CP0_EntryHi = |
231 | 85498508 | bellard | (env->CP0_EntryHi & 0x000000FF) | (address & 0xFFFFF000); |
232 | 6af0bf9c | bellard | env->exception_index = exception; |
233 | 6af0bf9c | bellard | env->error_code = error_code; |
234 | 6af0bf9c | bellard | ret = 1;
|
235 | 6af0bf9c | bellard | } |
236 | 6af0bf9c | bellard | |
237 | 6af0bf9c | bellard | return ret;
|
238 | 6af0bf9c | bellard | } |
239 | 6af0bf9c | bellard | |
240 | 6af0bf9c | bellard | void do_interrupt (CPUState *env)
|
241 | 6af0bf9c | bellard | { |
242 | 6af0bf9c | bellard | target_ulong pc, offset; |
243 | 6af0bf9c | bellard | int cause = -1; |
244 | 6af0bf9c | bellard | |
245 | 6af0bf9c | bellard | if (logfile && env->exception_index != EXCP_EXT_INTERRUPT) {
|
246 | 6af0bf9c | bellard | fprintf(logfile, "%s enter: PC %08x EPC %08x cause %d excp %d\n",
|
247 | 6af0bf9c | bellard | __func__, env->PC, env->CP0_EPC, cause, env->exception_index); |
248 | 6af0bf9c | bellard | } |
249 | 6af0bf9c | bellard | if (env->exception_index == EXCP_EXT_INTERRUPT &&
|
250 | 6af0bf9c | bellard | (env->hflags & MIPS_HFLAG_DM)) |
251 | 6af0bf9c | bellard | env->exception_index = EXCP_DINT; |
252 | 6af0bf9c | bellard | offset = 0x180;
|
253 | 6af0bf9c | bellard | switch (env->exception_index) {
|
254 | 6af0bf9c | bellard | case EXCP_DSS:
|
255 | 6af0bf9c | bellard | env->CP0_Debug |= 1 << CP0DB_DSS;
|
256 | 6af0bf9c | bellard | /* Debug single step cannot be raised inside a delay slot and
|
257 | 6af0bf9c | bellard | * resume will always occur on the next instruction
|
258 | 6af0bf9c | bellard | * (but we assume the pc has always been updated during
|
259 | 6af0bf9c | bellard | * code translation).
|
260 | 6af0bf9c | bellard | */
|
261 | 6af0bf9c | bellard | env->CP0_DEPC = env->PC; |
262 | 6af0bf9c | bellard | goto enter_debug_mode;
|
263 | 6af0bf9c | bellard | case EXCP_DINT:
|
264 | 6af0bf9c | bellard | env->CP0_Debug |= 1 << CP0DB_DINT;
|
265 | 6af0bf9c | bellard | goto set_DEPC;
|
266 | 6af0bf9c | bellard | case EXCP_DIB:
|
267 | 6af0bf9c | bellard | env->CP0_Debug |= 1 << CP0DB_DIB;
|
268 | 6af0bf9c | bellard | goto set_DEPC;
|
269 | 6af0bf9c | bellard | case EXCP_DBp:
|
270 | 6af0bf9c | bellard | env->CP0_Debug |= 1 << CP0DB_DBp;
|
271 | 6af0bf9c | bellard | goto set_DEPC;
|
272 | 6af0bf9c | bellard | case EXCP_DDBS:
|
273 | 6af0bf9c | bellard | env->CP0_Debug |= 1 << CP0DB_DDBS;
|
274 | 6af0bf9c | bellard | goto set_DEPC;
|
275 | 6af0bf9c | bellard | case EXCP_DDBL:
|
276 | 6af0bf9c | bellard | env->CP0_Debug |= 1 << CP0DB_DDBL;
|
277 | 6af0bf9c | bellard | goto set_DEPC;
|
278 | 6af0bf9c | bellard | set_DEPC:
|
279 | 6af0bf9c | bellard | if (env->hflags & MIPS_HFLAG_DS) {
|
280 | 6af0bf9c | bellard | /* If the exception was raised from a delay slot,
|
281 | 6af0bf9c | bellard | * come back to the jump
|
282 | 6af0bf9c | bellard | */
|
283 | 6af0bf9c | bellard | env->CP0_DEPC = env->PC - 4;
|
284 | 6af0bf9c | bellard | } else {
|
285 | 6af0bf9c | bellard | env->CP0_DEPC = env->PC; |
286 | 6af0bf9c | bellard | } |
287 | 6af0bf9c | bellard | enter_debug_mode:
|
288 | 6af0bf9c | bellard | env->hflags |= MIPS_HFLAG_DM; |
289 | 6af0bf9c | bellard | /* EJTAG probe trap enable is not implemented... */
|
290 | 6af0bf9c | bellard | pc = 0xBFC00480;
|
291 | 6af0bf9c | bellard | break;
|
292 | 6af0bf9c | bellard | case EXCP_RESET:
|
293 | 9fb63ac2 | bellard | #ifdef MIPS_USES_R4K_TLB
|
294 | 6af0bf9c | bellard | env->CP0_random = MIPS_TLB_NB - 1;
|
295 | 6af0bf9c | bellard | #endif
|
296 | 6af0bf9c | bellard | env->CP0_Wired = 0;
|
297 | 6af0bf9c | bellard | env->CP0_Config0 = MIPS_CONFIG0; |
298 | 6af0bf9c | bellard | #if defined (MIPS_CONFIG1)
|
299 | 6af0bf9c | bellard | env->CP0_Config1 = MIPS_CONFIG1; |
300 | 6af0bf9c | bellard | #endif
|
301 | 6af0bf9c | bellard | #if defined (MIPS_CONFIG2)
|
302 | 6af0bf9c | bellard | env->CP0_Config2 = MIPS_CONFIG2; |
303 | 6af0bf9c | bellard | #endif
|
304 | 6af0bf9c | bellard | #if defined (MIPS_CONFIG3)
|
305 | 6af0bf9c | bellard | env->CP0_Config3 = MIPS_CONFIG3; |
306 | 6af0bf9c | bellard | #endif
|
307 | 6af0bf9c | bellard | env->CP0_WatchLo = 0;
|
308 | 6af0bf9c | bellard | env->CP0_Status = (1 << CP0St_CU0) | (1 << CP0St_BEV); |
309 | 6af0bf9c | bellard | goto set_error_EPC;
|
310 | 6af0bf9c | bellard | case EXCP_SRESET:
|
311 | 6af0bf9c | bellard | env->CP0_Status = (1 << CP0St_CU0) | (1 << CP0St_BEV) | |
312 | 6af0bf9c | bellard | (1 << CP0St_SR);
|
313 | 6af0bf9c | bellard | env->CP0_WatchLo = 0;
|
314 | 6af0bf9c | bellard | goto set_error_EPC;
|
315 | 6af0bf9c | bellard | case EXCP_NMI:
|
316 | 6af0bf9c | bellard | env->CP0_Status = (1 << CP0St_CU0) | (1 << CP0St_BEV) | |
317 | 6af0bf9c | bellard | (1 << CP0St_NMI);
|
318 | 6af0bf9c | bellard | set_error_EPC:
|
319 | 6af0bf9c | bellard | env->hflags = MIPS_HFLAG_ERL; |
320 | 6af0bf9c | bellard | if (env->hflags & MIPS_HFLAG_DS) {
|
321 | 6af0bf9c | bellard | /* If the exception was raised from a delay slot,
|
322 | 6af0bf9c | bellard | * come back to the jump
|
323 | 6af0bf9c | bellard | */
|
324 | 6af0bf9c | bellard | env->CP0_ErrorEPC = env->PC - 4;
|
325 | 6af0bf9c | bellard | } else {
|
326 | 6af0bf9c | bellard | env->CP0_ErrorEPC = env->PC; |
327 | 6af0bf9c | bellard | } |
328 | 6af0bf9c | bellard | pc = 0xBFC00000;
|
329 | 6af0bf9c | bellard | break;
|
330 | 6af0bf9c | bellard | case EXCP_MCHECK:
|
331 | 6af0bf9c | bellard | cause = 24;
|
332 | 6af0bf9c | bellard | goto set_EPC;
|
333 | 6af0bf9c | bellard | case EXCP_EXT_INTERRUPT:
|
334 | 6af0bf9c | bellard | cause = 0;
|
335 | 6af0bf9c | bellard | if (env->CP0_Cause & (1 << CP0Ca_IV)) |
336 | 6af0bf9c | bellard | offset = 0x200;
|
337 | 6af0bf9c | bellard | goto set_EPC;
|
338 | 6af0bf9c | bellard | case EXCP_DWATCH:
|
339 | 6af0bf9c | bellard | cause = 23;
|
340 | 6af0bf9c | bellard | /* XXX: TODO: manage defered watch exceptions */
|
341 | 6af0bf9c | bellard | goto set_EPC;
|
342 | 6af0bf9c | bellard | case EXCP_AdEL:
|
343 | 6af0bf9c | bellard | case EXCP_AdES:
|
344 | 6af0bf9c | bellard | cause = 4;
|
345 | 6af0bf9c | bellard | goto set_EPC;
|
346 | 6af0bf9c | bellard | case EXCP_TLBL:
|
347 | 6af0bf9c | bellard | case EXCP_TLBF:
|
348 | 6af0bf9c | bellard | cause = 2;
|
349 | 6af0bf9c | bellard | if (env->error_code == 1 && !(env->hflags & MIPS_HFLAG_EXL)) |
350 | 6af0bf9c | bellard | offset = 0x000;
|
351 | 6af0bf9c | bellard | goto set_EPC;
|
352 | 6af0bf9c | bellard | case EXCP_IBE:
|
353 | 6af0bf9c | bellard | cause = 6;
|
354 | 6af0bf9c | bellard | goto set_EPC;
|
355 | 6af0bf9c | bellard | case EXCP_DBE:
|
356 | 6af0bf9c | bellard | cause = 7;
|
357 | 6af0bf9c | bellard | goto set_EPC;
|
358 | 6af0bf9c | bellard | case EXCP_SYSCALL:
|
359 | 6af0bf9c | bellard | cause = 8;
|
360 | 6af0bf9c | bellard | goto set_EPC;
|
361 | 6af0bf9c | bellard | case EXCP_BREAK:
|
362 | 6af0bf9c | bellard | cause = 9;
|
363 | 6af0bf9c | bellard | goto set_EPC;
|
364 | 6af0bf9c | bellard | case EXCP_RI:
|
365 | 6af0bf9c | bellard | cause = 10;
|
366 | 6af0bf9c | bellard | goto set_EPC;
|
367 | 6af0bf9c | bellard | case EXCP_CpU:
|
368 | 6af0bf9c | bellard | cause = 11;
|
369 | 6af0bf9c | bellard | /* XXX: fill in the faulty unit number */
|
370 | 6af0bf9c | bellard | goto set_EPC;
|
371 | 6af0bf9c | bellard | case EXCP_OVERFLOW:
|
372 | 6af0bf9c | bellard | cause = 12;
|
373 | 6af0bf9c | bellard | goto set_EPC;
|
374 | 6af0bf9c | bellard | case EXCP_TRAP:
|
375 | 6af0bf9c | bellard | cause = 13;
|
376 | 6af0bf9c | bellard | goto set_EPC;
|
377 | 6af0bf9c | bellard | case EXCP_LTLBL:
|
378 | 6af0bf9c | bellard | cause = 1;
|
379 | 6af0bf9c | bellard | goto set_EPC;
|
380 | 6af0bf9c | bellard | case EXCP_TLBS:
|
381 | 6af0bf9c | bellard | cause = 3;
|
382 | 0d8aca8c | bellard | if (env->error_code == 1 && !(env->hflags & MIPS_HFLAG_EXL)) |
383 | 0d8aca8c | bellard | offset = 0x000;
|
384 | 0d8aca8c | bellard | goto set_EPC;
|
385 | 6af0bf9c | bellard | set_EPC:
|
386 | 6af0bf9c | bellard | if (env->CP0_Status & (1 << CP0St_BEV)) { |
387 | 6af0bf9c | bellard | pc = 0xBFC00200;
|
388 | 6af0bf9c | bellard | } else {
|
389 | 6af0bf9c | bellard | pc = 0x80000000;
|
390 | 6af0bf9c | bellard | } |
391 | 6af0bf9c | bellard | env->hflags |= MIPS_HFLAG_EXL; |
392 | 6af0bf9c | bellard | pc += offset; |
393 | 6af0bf9c | bellard | env->CP0_Cause = (env->CP0_Cause & ~0x7C) | (cause << 2); |
394 | 6af0bf9c | bellard | if (env->hflags & MIPS_HFLAG_DS) {
|
395 | 6af0bf9c | bellard | /* If the exception was raised from a delay slot,
|
396 | 6af0bf9c | bellard | * come back to the jump
|
397 | 6af0bf9c | bellard | */
|
398 | 6af0bf9c | bellard | env->CP0_EPC = env->PC - 4;
|
399 | 6af0bf9c | bellard | env->CP0_Cause |= 0x80000000;
|
400 | 6af0bf9c | bellard | } else {
|
401 | 6af0bf9c | bellard | env->CP0_EPC = env->PC; |
402 | 6af0bf9c | bellard | env->CP0_Cause &= ~0x80000000;
|
403 | 6af0bf9c | bellard | } |
404 | 6af0bf9c | bellard | break;
|
405 | 6af0bf9c | bellard | default:
|
406 | 6af0bf9c | bellard | if (logfile) {
|
407 | 6af0bf9c | bellard | fprintf(logfile, "Invalid MIPS exception %d. Exiting\n",
|
408 | 6af0bf9c | bellard | env->exception_index); |
409 | 6af0bf9c | bellard | } |
410 | 6af0bf9c | bellard | printf("Invalid MIPS exception %d. Exiting\n", env->exception_index);
|
411 | 6af0bf9c | bellard | exit(1);
|
412 | 6af0bf9c | bellard | } |
413 | 6af0bf9c | bellard | env->PC = pc; |
414 | 6af0bf9c | bellard | if (logfile && env->exception_index != EXCP_EXT_INTERRUPT) {
|
415 | 6af0bf9c | bellard | fprintf(logfile, "%s: PC %08x EPC %08x cause %d excp %d\n"
|
416 | 6af0bf9c | bellard | " S %08x C %08x A %08x D %08x\n",
|
417 | 6af0bf9c | bellard | __func__, env->PC, env->CP0_EPC, cause, env->exception_index, |
418 | 6af0bf9c | bellard | env->CP0_Status, env->CP0_Cause, env->CP0_BadVAddr, |
419 | 6af0bf9c | bellard | env->CP0_DEPC); |
420 | 6af0bf9c | bellard | } |
421 | 6af0bf9c | bellard | env->exception_index = EXCP_NONE; |
422 | 6af0bf9c | bellard | } |