root / hw / smc91c111.c @ 4118a970
History | View | Annotate | Download (18.9 kB)
1 | 5fafdf24 | ths | /*
|
---|---|---|---|
2 | 80337b66 | bellard | * SMSC 91C111 Ethernet interface emulation
|
3 | 80337b66 | bellard | *
|
4 | 80337b66 | bellard | * Copyright (c) 2005 CodeSourcery, LLC.
|
5 | 80337b66 | bellard | * Written by Paul Brook
|
6 | 80337b66 | bellard | *
|
7 | 80337b66 | bellard | * This code is licenced under the GPL
|
8 | 80337b66 | bellard | */
|
9 | 80337b66 | bellard | |
10 | 80337b66 | bellard | #include "vl.h" |
11 | 80337b66 | bellard | /* For crc32 */
|
12 | 80337b66 | bellard | #include <zlib.h> |
13 | 80337b66 | bellard | |
14 | 80337b66 | bellard | /* Number of 2k memory pages available. */
|
15 | 80337b66 | bellard | #define NUM_PACKETS 4 |
16 | 80337b66 | bellard | |
17 | 80337b66 | bellard | typedef struct { |
18 | 80337b66 | bellard | uint32_t base; |
19 | 80337b66 | bellard | VLANClientState *vc; |
20 | 80337b66 | bellard | uint16_t tcr; |
21 | 80337b66 | bellard | uint16_t rcr; |
22 | 80337b66 | bellard | uint16_t cr; |
23 | 80337b66 | bellard | uint16_t ctr; |
24 | 80337b66 | bellard | uint16_t gpr; |
25 | 80337b66 | bellard | uint16_t ptr; |
26 | 80337b66 | bellard | uint16_t ercv; |
27 | d537cf6c | pbrook | qemu_irq irq; |
28 | 80337b66 | bellard | int bank;
|
29 | 80337b66 | bellard | int packet_num;
|
30 | 80337b66 | bellard | int tx_alloc;
|
31 | 80337b66 | bellard | /* Bitmask of allocated packets. */
|
32 | 80337b66 | bellard | int allocated;
|
33 | 80337b66 | bellard | int tx_fifo_len;
|
34 | 80337b66 | bellard | int tx_fifo[NUM_PACKETS];
|
35 | 80337b66 | bellard | int rx_fifo_len;
|
36 | 80337b66 | bellard | int rx_fifo[NUM_PACKETS];
|
37 | 5198cfd9 | bellard | int tx_fifo_done_len;
|
38 | 5198cfd9 | bellard | int tx_fifo_done[NUM_PACKETS];
|
39 | 80337b66 | bellard | /* Packet buffer memory. */
|
40 | 5198cfd9 | bellard | uint8_t data[NUM_PACKETS][2048];
|
41 | 80337b66 | bellard | uint8_t int_level; |
42 | 80337b66 | bellard | uint8_t int_mask; |
43 | 80337b66 | bellard | uint8_t macaddr[6];
|
44 | 80337b66 | bellard | } smc91c111_state; |
45 | 80337b66 | bellard | |
46 | 80337b66 | bellard | #define RCR_SOFT_RST 0x8000 |
47 | 80337b66 | bellard | #define RCR_STRIP_CRC 0x0200 |
48 | 80337b66 | bellard | #define RCR_RXEN 0x0100 |
49 | 80337b66 | bellard | |
50 | 80337b66 | bellard | #define TCR_EPH_LOOP 0x2000 |
51 | 80337b66 | bellard | #define TCR_NOCRC 0x0100 |
52 | 80337b66 | bellard | #define TCR_PAD_EN 0x0080 |
53 | 80337b66 | bellard | #define TCR_FORCOL 0x0004 |
54 | 80337b66 | bellard | #define TCR_LOOP 0x0002 |
55 | 80337b66 | bellard | #define TCR_TXEN 0x0001 |
56 | 80337b66 | bellard | |
57 | 80337b66 | bellard | #define INT_MD 0x80 |
58 | 80337b66 | bellard | #define INT_ERCV 0x40 |
59 | 80337b66 | bellard | #define INT_EPH 0x20 |
60 | 80337b66 | bellard | #define INT_RX_OVRN 0x10 |
61 | 80337b66 | bellard | #define INT_ALLOC 0x08 |
62 | 80337b66 | bellard | #define INT_TX_EMPTY 0x04 |
63 | 80337b66 | bellard | #define INT_TX 0x02 |
64 | 80337b66 | bellard | #define INT_RCV 0x01 |
65 | 80337b66 | bellard | |
66 | 80337b66 | bellard | #define CTR_AUTO_RELEASE 0x0800 |
67 | 80337b66 | bellard | #define CTR_RELOAD 0x0002 |
68 | 80337b66 | bellard | #define CTR_STORE 0x0001 |
69 | 80337b66 | bellard | |
70 | 80337b66 | bellard | #define RS_ALGNERR 0x8000 |
71 | 80337b66 | bellard | #define RS_BRODCAST 0x4000 |
72 | 80337b66 | bellard | #define RS_BADCRC 0x2000 |
73 | 80337b66 | bellard | #define RS_ODDFRAME 0x1000 |
74 | 80337b66 | bellard | #define RS_TOOLONG 0x0800 |
75 | 80337b66 | bellard | #define RS_TOOSHORT 0x0400 |
76 | 80337b66 | bellard | #define RS_MULTICAST 0x0001 |
77 | 80337b66 | bellard | |
78 | 80337b66 | bellard | /* Update interrupt status. */
|
79 | 80337b66 | bellard | static void smc91c111_update(smc91c111_state *s) |
80 | 80337b66 | bellard | { |
81 | 80337b66 | bellard | int level;
|
82 | 80337b66 | bellard | |
83 | 80337b66 | bellard | if (s->tx_fifo_len == 0) |
84 | 80337b66 | bellard | s->int_level |= INT_TX_EMPTY; |
85 | 5198cfd9 | bellard | if (s->tx_fifo_done_len != 0) |
86 | 5198cfd9 | bellard | s->int_level |= INT_TX; |
87 | 80337b66 | bellard | level = (s->int_level & s->int_mask) != 0;
|
88 | d537cf6c | pbrook | qemu_set_irq(s->irq, level); |
89 | 80337b66 | bellard | } |
90 | 80337b66 | bellard | |
91 | 80337b66 | bellard | /* Try to allocate a packet. Returns 0x80 on failure. */
|
92 | 80337b66 | bellard | static int smc91c111_allocate_packet(smc91c111_state *s) |
93 | 80337b66 | bellard | { |
94 | 80337b66 | bellard | int i;
|
95 | 80337b66 | bellard | if (s->allocated == (1 << NUM_PACKETS) - 1) { |
96 | 80337b66 | bellard | return 0x80; |
97 | 80337b66 | bellard | } |
98 | 80337b66 | bellard | |
99 | 80337b66 | bellard | for (i = 0; i < NUM_PACKETS; i++) { |
100 | 80337b66 | bellard | if ((s->allocated & (1 << i)) == 0) |
101 | 80337b66 | bellard | break;
|
102 | 80337b66 | bellard | } |
103 | 80337b66 | bellard | s->allocated |= 1 << i;
|
104 | 80337b66 | bellard | return i;
|
105 | 80337b66 | bellard | } |
106 | 80337b66 | bellard | |
107 | 80337b66 | bellard | |
108 | 80337b66 | bellard | /* Process a pending TX allocate. */
|
109 | 80337b66 | bellard | static void smc91c111_tx_alloc(smc91c111_state *s) |
110 | 80337b66 | bellard | { |
111 | 80337b66 | bellard | s->tx_alloc = smc91c111_allocate_packet(s); |
112 | 80337b66 | bellard | if (s->tx_alloc == 0x80) |
113 | 80337b66 | bellard | return;
|
114 | 80337b66 | bellard | s->int_level |= INT_ALLOC; |
115 | 80337b66 | bellard | smc91c111_update(s); |
116 | 80337b66 | bellard | } |
117 | 80337b66 | bellard | |
118 | 80337b66 | bellard | /* Remove and item from the RX FIFO. */
|
119 | 80337b66 | bellard | static void smc91c111_pop_rx_fifo(smc91c111_state *s) |
120 | 80337b66 | bellard | { |
121 | 80337b66 | bellard | int i;
|
122 | 80337b66 | bellard | |
123 | 80337b66 | bellard | s->rx_fifo_len--; |
124 | 80337b66 | bellard | if (s->rx_fifo_len) {
|
125 | 80337b66 | bellard | for (i = 0; i < s->rx_fifo_len; i++) |
126 | 80337b66 | bellard | s->rx_fifo[i] = s->rx_fifo[i + 1];
|
127 | 80337b66 | bellard | s->int_level |= INT_RCV; |
128 | 80337b66 | bellard | } else {
|
129 | 80337b66 | bellard | s->int_level &= ~INT_RCV; |
130 | 80337b66 | bellard | } |
131 | 80337b66 | bellard | smc91c111_update(s); |
132 | 80337b66 | bellard | } |
133 | 80337b66 | bellard | |
134 | 5198cfd9 | bellard | /* Remove an item from the TX completion FIFO. */
|
135 | 5198cfd9 | bellard | static void smc91c111_pop_tx_fifo_done(smc91c111_state *s) |
136 | 5198cfd9 | bellard | { |
137 | 5198cfd9 | bellard | int i;
|
138 | 5198cfd9 | bellard | |
139 | 5198cfd9 | bellard | if (s->tx_fifo_done_len == 0) |
140 | 5198cfd9 | bellard | return;
|
141 | 5198cfd9 | bellard | s->tx_fifo_done_len--; |
142 | 5198cfd9 | bellard | for (i = 0; i < s->tx_fifo_done_len; i++) |
143 | 5198cfd9 | bellard | s->tx_fifo_done[i] = s->tx_fifo_done[i + 1];
|
144 | 5198cfd9 | bellard | } |
145 | 5198cfd9 | bellard | |
146 | 80337b66 | bellard | /* Release the memory allocated to a packet. */
|
147 | 80337b66 | bellard | static void smc91c111_release_packet(smc91c111_state *s, int packet) |
148 | 80337b66 | bellard | { |
149 | 80337b66 | bellard | s->allocated &= ~(1 << packet);
|
150 | 80337b66 | bellard | if (s->tx_alloc == 0x80) |
151 | 80337b66 | bellard | smc91c111_tx_alloc(s); |
152 | 80337b66 | bellard | } |
153 | 80337b66 | bellard | |
154 | 80337b66 | bellard | /* Flush the TX FIFO. */
|
155 | 80337b66 | bellard | static void smc91c111_do_tx(smc91c111_state *s) |
156 | 80337b66 | bellard | { |
157 | 80337b66 | bellard | int i;
|
158 | 80337b66 | bellard | int len;
|
159 | 80337b66 | bellard | int control;
|
160 | 80337b66 | bellard | int add_crc;
|
161 | 80337b66 | bellard | int packetnum;
|
162 | 80337b66 | bellard | uint8_t *p; |
163 | 80337b66 | bellard | |
164 | 80337b66 | bellard | if ((s->tcr & TCR_TXEN) == 0) |
165 | 80337b66 | bellard | return;
|
166 | 80337b66 | bellard | if (s->tx_fifo_len == 0) |
167 | 80337b66 | bellard | return;
|
168 | 80337b66 | bellard | for (i = 0; i < s->tx_fifo_len; i++) { |
169 | 80337b66 | bellard | packetnum = s->tx_fifo[i]; |
170 | 80337b66 | bellard | p = &s->data[packetnum][0];
|
171 | 80337b66 | bellard | /* Set status word. */
|
172 | 80337b66 | bellard | *(p++) = 0x01;
|
173 | 80337b66 | bellard | *(p++) = 0x40;
|
174 | 80337b66 | bellard | len = *(p++); |
175 | 80337b66 | bellard | len |= ((int)*(p++)) << 8; |
176 | 80337b66 | bellard | len -= 6;
|
177 | 80337b66 | bellard | control = p[len + 1];
|
178 | 80337b66 | bellard | if (control & 0x20) |
179 | 80337b66 | bellard | len++; |
180 | 80337b66 | bellard | /* ??? This overwrites the data following the buffer.
|
181 | 80337b66 | bellard | Don't know what real hardware does. */
|
182 | 80337b66 | bellard | if (len < 64 && (s->tcr & TCR_PAD_EN)) { |
183 | 80337b66 | bellard | memset(p + len, 0, 64 - len); |
184 | 80337b66 | bellard | len = 64;
|
185 | 80337b66 | bellard | } |
186 | 80337b66 | bellard | #if 0
|
187 | 80337b66 | bellard | /* The card is supposed to append the CRC to the frame. However
|
188 | 80337b66 | bellard | none of the other network traffic has the CRC appended.
|
189 | 80337b66 | bellard | Suspect this is low level ethernet detail we don't need to worry
|
190 | 80337b66 | bellard | about. */
|
191 | 80337b66 | bellard | add_crc = (control & 0x10) || (s->tcr & TCR_NOCRC) == 0;
|
192 | 80337b66 | bellard | if (add_crc) {
|
193 | 416b5d36 | ths | uint32_t crc;
|
194 | 416b5d36 | ths | |
195 | 80337b66 | bellard | crc = crc32(~0, p, len);
|
196 | 80337b66 | bellard | memcpy(p + len, &crc, 4);
|
197 | 80337b66 | bellard | len += 4;
|
198 | 80337b66 | bellard | }
|
199 | 80337b66 | bellard | #else
|
200 | 80337b66 | bellard | add_crc = 0;
|
201 | 80337b66 | bellard | #endif
|
202 | 80337b66 | bellard | if (s->ctr & CTR_AUTO_RELEASE)
|
203 | 5198cfd9 | bellard | /* Race? */
|
204 | 80337b66 | bellard | smc91c111_release_packet(s, packetnum); |
205 | 5198cfd9 | bellard | else if (s->tx_fifo_done_len < NUM_PACKETS) |
206 | 5198cfd9 | bellard | s->tx_fifo_done[s->tx_fifo_done_len++] = packetnum; |
207 | 80337b66 | bellard | qemu_send_packet(s->vc, p, len); |
208 | 80337b66 | bellard | } |
209 | 80337b66 | bellard | s->tx_fifo_len = 0;
|
210 | 80337b66 | bellard | smc91c111_update(s); |
211 | 80337b66 | bellard | } |
212 | 80337b66 | bellard | |
213 | 80337b66 | bellard | /* Add a packet to the TX FIFO. */
|
214 | 80337b66 | bellard | static void smc91c111_queue_tx(smc91c111_state *s, int packet) |
215 | 80337b66 | bellard | { |
216 | 80337b66 | bellard | if (s->tx_fifo_len == NUM_PACKETS)
|
217 | 80337b66 | bellard | return;
|
218 | 80337b66 | bellard | s->tx_fifo[s->tx_fifo_len++] = packet; |
219 | 80337b66 | bellard | smc91c111_do_tx(s); |
220 | 80337b66 | bellard | } |
221 | 80337b66 | bellard | |
222 | 80337b66 | bellard | static void smc91c111_reset(smc91c111_state *s) |
223 | 80337b66 | bellard | { |
224 | 80337b66 | bellard | s->bank = 0;
|
225 | 80337b66 | bellard | s->tx_fifo_len = 0;
|
226 | 5198cfd9 | bellard | s->tx_fifo_done_len = 0;
|
227 | 80337b66 | bellard | s->rx_fifo_len = 0;
|
228 | 80337b66 | bellard | s->allocated = 0;
|
229 | 80337b66 | bellard | s->packet_num = 0;
|
230 | 80337b66 | bellard | s->tx_alloc = 0;
|
231 | 80337b66 | bellard | s->tcr = 0;
|
232 | 80337b66 | bellard | s->rcr = 0;
|
233 | 80337b66 | bellard | s->cr = 0xa0b1;
|
234 | 80337b66 | bellard | s->ctr = 0x1210;
|
235 | 80337b66 | bellard | s->ptr = 0;
|
236 | 80337b66 | bellard | s->ercv = 0x1f;
|
237 | 80337b66 | bellard | s->int_level = INT_TX_EMPTY; |
238 | 80337b66 | bellard | s->int_mask = 0;
|
239 | 80337b66 | bellard | smc91c111_update(s); |
240 | 80337b66 | bellard | } |
241 | 80337b66 | bellard | |
242 | 80337b66 | bellard | #define SET_LOW(name, val) s->name = (s->name & 0xff00) | val |
243 | 80337b66 | bellard | #define SET_HIGH(name, val) s->name = (s->name & 0xff) | (val << 8) |
244 | 80337b66 | bellard | |
245 | 80337b66 | bellard | static void smc91c111_writeb(void *opaque, target_phys_addr_t offset, |
246 | 80337b66 | bellard | uint32_t value) |
247 | 80337b66 | bellard | { |
248 | 80337b66 | bellard | smc91c111_state *s = (smc91c111_state *)opaque; |
249 | 80337b66 | bellard | |
250 | 80337b66 | bellard | offset -= s->base; |
251 | 80337b66 | bellard | if (offset == 14) { |
252 | 80337b66 | bellard | s->bank = value; |
253 | 80337b66 | bellard | return;
|
254 | 80337b66 | bellard | } |
255 | 80337b66 | bellard | if (offset == 15) |
256 | 80337b66 | bellard | return;
|
257 | 80337b66 | bellard | switch (s->bank) {
|
258 | 80337b66 | bellard | case 0: |
259 | 80337b66 | bellard | switch (offset) {
|
260 | 80337b66 | bellard | case 0: /* TCR */ |
261 | 80337b66 | bellard | SET_LOW(tcr, value); |
262 | 80337b66 | bellard | return;
|
263 | 80337b66 | bellard | case 1: |
264 | 80337b66 | bellard | SET_HIGH(tcr, value); |
265 | 80337b66 | bellard | return;
|
266 | 80337b66 | bellard | case 4: /* RCR */ |
267 | 80337b66 | bellard | SET_LOW(rcr, value); |
268 | 80337b66 | bellard | return;
|
269 | 80337b66 | bellard | case 5: |
270 | 80337b66 | bellard | SET_HIGH(rcr, value); |
271 | 80337b66 | bellard | if (s->rcr & RCR_SOFT_RST)
|
272 | 80337b66 | bellard | smc91c111_reset(s); |
273 | 80337b66 | bellard | return;
|
274 | 80337b66 | bellard | case 10: case 11: /* RPCR */ |
275 | 80337b66 | bellard | /* Ignored */
|
276 | 80337b66 | bellard | return;
|
277 | 80337b66 | bellard | } |
278 | 80337b66 | bellard | break;
|
279 | 80337b66 | bellard | |
280 | 80337b66 | bellard | case 1: |
281 | 80337b66 | bellard | switch (offset) {
|
282 | 80337b66 | bellard | case 0: /* CONFIG */ |
283 | 80337b66 | bellard | SET_LOW(cr, value); |
284 | 80337b66 | bellard | return;
|
285 | 80337b66 | bellard | case 1: |
286 | 80337b66 | bellard | SET_HIGH(cr,value); |
287 | 80337b66 | bellard | return;
|
288 | 80337b66 | bellard | case 2: case 3: /* BASE */ |
289 | 80337b66 | bellard | case 4: case 5: case 6: case 7: case 8: case 9: /* IA */ |
290 | 80337b66 | bellard | /* Not implemented. */
|
291 | 80337b66 | bellard | return;
|
292 | 80337b66 | bellard | case 10: /* Genral Purpose */ |
293 | 80337b66 | bellard | SET_LOW(gpr, value); |
294 | 80337b66 | bellard | return;
|
295 | 80337b66 | bellard | case 11: |
296 | 80337b66 | bellard | SET_HIGH(gpr, value); |
297 | 80337b66 | bellard | return;
|
298 | 80337b66 | bellard | case 12: /* Control */ |
299 | 80337b66 | bellard | if (value & 1) |
300 | 80337b66 | bellard | fprintf(stderr, "smc91c111:EEPROM store not implemented\n");
|
301 | 80337b66 | bellard | if (value & 2) |
302 | 80337b66 | bellard | fprintf(stderr, "smc91c111:EEPROM reload not implemented\n");
|
303 | 80337b66 | bellard | value &= ~3;
|
304 | 80337b66 | bellard | SET_LOW(ctr, value); |
305 | 80337b66 | bellard | return;
|
306 | 80337b66 | bellard | case 13: |
307 | 80337b66 | bellard | SET_HIGH(ctr, value); |
308 | 80337b66 | bellard | return;
|
309 | 80337b66 | bellard | } |
310 | 80337b66 | bellard | break;
|
311 | 80337b66 | bellard | |
312 | 80337b66 | bellard | case 2: |
313 | 80337b66 | bellard | switch (offset) {
|
314 | 80337b66 | bellard | case 0: /* MMU Command */ |
315 | 80337b66 | bellard | switch (value >> 5) { |
316 | 80337b66 | bellard | case 0: /* no-op */ |
317 | 80337b66 | bellard | break;
|
318 | 80337b66 | bellard | case 1: /* Allocate for TX. */ |
319 | 80337b66 | bellard | s->tx_alloc = 0x80;
|
320 | 80337b66 | bellard | s->int_level &= ~INT_ALLOC; |
321 | 80337b66 | bellard | smc91c111_update(s); |
322 | 80337b66 | bellard | smc91c111_tx_alloc(s); |
323 | 80337b66 | bellard | break;
|
324 | 80337b66 | bellard | case 2: /* Reset MMU. */ |
325 | 80337b66 | bellard | s->allocated = 0;
|
326 | 80337b66 | bellard | s->tx_fifo_len = 0;
|
327 | 5198cfd9 | bellard | s->tx_fifo_done_len = 0;
|
328 | 80337b66 | bellard | s->rx_fifo_len = 0;
|
329 | 80337b66 | bellard | s->tx_alloc = 0;
|
330 | 80337b66 | bellard | break;
|
331 | 80337b66 | bellard | case 3: /* Remove from RX FIFO. */ |
332 | 80337b66 | bellard | smc91c111_pop_rx_fifo(s); |
333 | 80337b66 | bellard | break;
|
334 | 80337b66 | bellard | case 4: /* Remove from RX FIFO and release. */ |
335 | 80337b66 | bellard | if (s->rx_fifo_len > 0) { |
336 | 80337b66 | bellard | smc91c111_release_packet(s, s->rx_fifo[0]);
|
337 | 80337b66 | bellard | } |
338 | 80337b66 | bellard | smc91c111_pop_rx_fifo(s); |
339 | 80337b66 | bellard | break;
|
340 | 80337b66 | bellard | case 5: /* Release. */ |
341 | 80337b66 | bellard | smc91c111_release_packet(s, s->packet_num); |
342 | 80337b66 | bellard | break;
|
343 | 80337b66 | bellard | case 6: /* Add to TX FIFO. */ |
344 | 80337b66 | bellard | smc91c111_queue_tx(s, s->packet_num); |
345 | 80337b66 | bellard | break;
|
346 | 80337b66 | bellard | case 7: /* Reset TX FIFO. */ |
347 | 80337b66 | bellard | s->tx_fifo_len = 0;
|
348 | 5198cfd9 | bellard | s->tx_fifo_done_len = 0;
|
349 | 80337b66 | bellard | break;
|
350 | 80337b66 | bellard | } |
351 | 80337b66 | bellard | return;
|
352 | 80337b66 | bellard | case 1: |
353 | 80337b66 | bellard | /* Ignore. */
|
354 | 80337b66 | bellard | return;
|
355 | 80337b66 | bellard | case 2: /* Packet Number Register */ |
356 | 80337b66 | bellard | s->packet_num = value; |
357 | 80337b66 | bellard | return;
|
358 | 80337b66 | bellard | case 3: case 4: case 5: |
359 | 80337b66 | bellard | /* Should be readonly, but linux writes to them anyway. Ignore. */
|
360 | 80337b66 | bellard | return;
|
361 | 80337b66 | bellard | case 6: /* Pointer */ |
362 | 80337b66 | bellard | SET_LOW(ptr, value); |
363 | 80337b66 | bellard | return;
|
364 | 80337b66 | bellard | case 7: |
365 | 80337b66 | bellard | SET_HIGH(ptr, value); |
366 | 80337b66 | bellard | return;
|
367 | 80337b66 | bellard | case 8: case 9: case 10: case 11: /* Data */ |
368 | 80337b66 | bellard | { |
369 | 80337b66 | bellard | int p;
|
370 | 80337b66 | bellard | int n;
|
371 | 80337b66 | bellard | |
372 | 80337b66 | bellard | if (s->ptr & 0x8000) |
373 | 80337b66 | bellard | n = s->rx_fifo[0];
|
374 | 80337b66 | bellard | else
|
375 | 80337b66 | bellard | n = s->packet_num; |
376 | 80337b66 | bellard | p = s->ptr & 0x07ff;
|
377 | 80337b66 | bellard | if (s->ptr & 0x4000) { |
378 | 80337b66 | bellard | s->ptr = (s->ptr & 0xf800) | ((s->ptr + 1) & 0x7ff); |
379 | 80337b66 | bellard | } else {
|
380 | 80337b66 | bellard | p += (offset & 3);
|
381 | 80337b66 | bellard | } |
382 | 80337b66 | bellard | s->data[n][p] = value; |
383 | 80337b66 | bellard | } |
384 | 80337b66 | bellard | return;
|
385 | 80337b66 | bellard | case 12: /* Interrupt ACK. */ |
386 | 80337b66 | bellard | s->int_level &= ~(value & 0xd6);
|
387 | 5198cfd9 | bellard | if (value & INT_TX)
|
388 | 5198cfd9 | bellard | smc91c111_pop_tx_fifo_done(s); |
389 | 80337b66 | bellard | smc91c111_update(s); |
390 | 80337b66 | bellard | return;
|
391 | 80337b66 | bellard | case 13: /* Interrupt mask. */ |
392 | 80337b66 | bellard | s->int_mask = value; |
393 | 80337b66 | bellard | smc91c111_update(s); |
394 | 80337b66 | bellard | return;
|
395 | 80337b66 | bellard | } |
396 | 80337b66 | bellard | break;;
|
397 | 80337b66 | bellard | |
398 | 80337b66 | bellard | case 3: |
399 | 80337b66 | bellard | switch (offset) {
|
400 | 80337b66 | bellard | case 0: case 1: case 2: case 3: case 4: case 5: case 6: case 7: |
401 | 80337b66 | bellard | /* Multicast table. */
|
402 | 80337b66 | bellard | /* Not implemented. */
|
403 | 80337b66 | bellard | return;
|
404 | 80337b66 | bellard | case 8: case 9: /* Management Interface. */ |
405 | 80337b66 | bellard | /* Not implemented. */
|
406 | 80337b66 | bellard | return;
|
407 | 80337b66 | bellard | case 12: /* Early receive. */ |
408 | 80337b66 | bellard | s->ercv = value & 0x1f;
|
409 | 80337b66 | bellard | case 13: |
410 | 80337b66 | bellard | /* Ignore. */
|
411 | 80337b66 | bellard | return;
|
412 | 80337b66 | bellard | } |
413 | 80337b66 | bellard | break;
|
414 | 80337b66 | bellard | } |
415 | 80337b66 | bellard | cpu_abort (cpu_single_env, "smc91c111_write: Bad reg %d:%x\n",
|
416 | 80337b66 | bellard | s->bank, offset); |
417 | 80337b66 | bellard | } |
418 | 80337b66 | bellard | |
419 | 80337b66 | bellard | static uint32_t smc91c111_readb(void *opaque, target_phys_addr_t offset) |
420 | 80337b66 | bellard | { |
421 | 80337b66 | bellard | smc91c111_state *s = (smc91c111_state *)opaque; |
422 | 80337b66 | bellard | |
423 | 80337b66 | bellard | offset -= s->base; |
424 | 80337b66 | bellard | if (offset == 14) { |
425 | 80337b66 | bellard | return s->bank;
|
426 | 80337b66 | bellard | } |
427 | 80337b66 | bellard | if (offset == 15) |
428 | 80337b66 | bellard | return 0x33; |
429 | 80337b66 | bellard | switch (s->bank) {
|
430 | 80337b66 | bellard | case 0: |
431 | 80337b66 | bellard | switch (offset) {
|
432 | 80337b66 | bellard | case 0: /* TCR */ |
433 | 80337b66 | bellard | return s->tcr & 0xff; |
434 | 80337b66 | bellard | case 1: |
435 | 80337b66 | bellard | return s->tcr >> 8; |
436 | 80337b66 | bellard | case 2: /* EPH Status */ |
437 | 80337b66 | bellard | return 0; |
438 | 80337b66 | bellard | case 3: |
439 | 80337b66 | bellard | return 0x40; |
440 | 80337b66 | bellard | case 4: /* RCR */ |
441 | 80337b66 | bellard | return s->rcr & 0xff; |
442 | 80337b66 | bellard | case 5: |
443 | 80337b66 | bellard | return s->rcr >> 8; |
444 | 80337b66 | bellard | case 6: /* Counter */ |
445 | 80337b66 | bellard | case 7: |
446 | 80337b66 | bellard | /* Not implemented. */
|
447 | 80337b66 | bellard | return 0; |
448 | 687fa640 | ths | case 8: /* Memory size. */ |
449 | 687fa640 | ths | return NUM_PACKETS;
|
450 | 687fa640 | ths | case 9: /* Free memory available. */ |
451 | 80337b66 | bellard | { |
452 | 80337b66 | bellard | int i;
|
453 | 80337b66 | bellard | int n;
|
454 | 80337b66 | bellard | n = 0;
|
455 | 80337b66 | bellard | for (i = 0; i < NUM_PACKETS; i++) { |
456 | 80337b66 | bellard | if (s->allocated & (1 << i)) |
457 | 80337b66 | bellard | n++; |
458 | 80337b66 | bellard | } |
459 | 80337b66 | bellard | return n;
|
460 | 80337b66 | bellard | } |
461 | 80337b66 | bellard | case 10: case 11: /* RPCR */ |
462 | 80337b66 | bellard | /* Not implemented. */
|
463 | 80337b66 | bellard | return 0; |
464 | 80337b66 | bellard | } |
465 | 80337b66 | bellard | break;
|
466 | 80337b66 | bellard | |
467 | 80337b66 | bellard | case 1: |
468 | 80337b66 | bellard | switch (offset) {
|
469 | 80337b66 | bellard | case 0: /* CONFIG */ |
470 | 80337b66 | bellard | return s->cr & 0xff; |
471 | 80337b66 | bellard | case 1: |
472 | 80337b66 | bellard | return s->cr >> 8; |
473 | 80337b66 | bellard | case 2: case 3: /* BASE */ |
474 | 80337b66 | bellard | /* Not implemented. */
|
475 | 80337b66 | bellard | return 0; |
476 | 80337b66 | bellard | case 4: case 5: case 6: case 7: case 8: case 9: /* IA */ |
477 | 80337b66 | bellard | return s->macaddr[offset - 4]; |
478 | 80337b66 | bellard | case 10: /* General Purpose */ |
479 | 80337b66 | bellard | return s->gpr & 0xff; |
480 | 80337b66 | bellard | case 11: |
481 | 80337b66 | bellard | return s->gpr >> 8; |
482 | 80337b66 | bellard | case 12: /* Control */ |
483 | 80337b66 | bellard | return s->ctr & 0xff; |
484 | 80337b66 | bellard | case 13: |
485 | 80337b66 | bellard | return s->ctr >> 8; |
486 | 80337b66 | bellard | } |
487 | 80337b66 | bellard | break;
|
488 | 80337b66 | bellard | |
489 | 80337b66 | bellard | case 2: |
490 | 80337b66 | bellard | switch (offset) {
|
491 | 80337b66 | bellard | case 0: case 1: /* MMUCR Busy bit. */ |
492 | 80337b66 | bellard | return 0; |
493 | 80337b66 | bellard | case 2: /* Packet Number. */ |
494 | 80337b66 | bellard | return s->packet_num;
|
495 | 80337b66 | bellard | case 3: /* Allocation Result. */ |
496 | 80337b66 | bellard | return s->tx_alloc;
|
497 | 80337b66 | bellard | case 4: /* TX FIFO */ |
498 | 5198cfd9 | bellard | if (s->tx_fifo_done_len == 0) |
499 | 80337b66 | bellard | return 0x80; |
500 | 80337b66 | bellard | else
|
501 | 5198cfd9 | bellard | return s->tx_fifo_done[0]; |
502 | 80337b66 | bellard | case 5: /* RX FIFO */ |
503 | 80337b66 | bellard | if (s->rx_fifo_len == 0) |
504 | 80337b66 | bellard | return 0x80; |
505 | 80337b66 | bellard | else
|
506 | 80337b66 | bellard | return s->rx_fifo[0]; |
507 | 80337b66 | bellard | case 6: /* Pointer */ |
508 | 80337b66 | bellard | return s->ptr & 0xff; |
509 | 80337b66 | bellard | case 7: |
510 | 80337b66 | bellard | return (s->ptr >> 8) & 0xf7; |
511 | 80337b66 | bellard | case 8: case 9: case 10: case 11: /* Data */ |
512 | 80337b66 | bellard | { |
513 | 80337b66 | bellard | int p;
|
514 | 80337b66 | bellard | int n;
|
515 | 80337b66 | bellard | |
516 | 80337b66 | bellard | if (s->ptr & 0x8000) |
517 | 80337b66 | bellard | n = s->rx_fifo[0];
|
518 | 80337b66 | bellard | else
|
519 | 80337b66 | bellard | n = s->packet_num; |
520 | 80337b66 | bellard | p = s->ptr & 0x07ff;
|
521 | 80337b66 | bellard | if (s->ptr & 0x4000) { |
522 | 80337b66 | bellard | s->ptr = (s->ptr & 0xf800) | ((s->ptr + 1) & 0x07ff); |
523 | 80337b66 | bellard | } else {
|
524 | 80337b66 | bellard | p += (offset & 3);
|
525 | 80337b66 | bellard | } |
526 | 80337b66 | bellard | return s->data[n][p];
|
527 | 80337b66 | bellard | } |
528 | 80337b66 | bellard | case 12: /* Interrupt status. */ |
529 | 80337b66 | bellard | return s->int_level;
|
530 | 80337b66 | bellard | case 13: /* Interrupt mask. */ |
531 | 80337b66 | bellard | return s->int_mask;
|
532 | 80337b66 | bellard | } |
533 | 80337b66 | bellard | break;
|
534 | 80337b66 | bellard | |
535 | 80337b66 | bellard | case 3: |
536 | 80337b66 | bellard | switch (offset) {
|
537 | 80337b66 | bellard | case 0: case 1: case 2: case 3: case 4: case 5: case 6: case 7: |
538 | 80337b66 | bellard | /* Multicast table. */
|
539 | 80337b66 | bellard | /* Not implemented. */
|
540 | 80337b66 | bellard | return 0; |
541 | 80337b66 | bellard | case 8: /* Management Interface. */ |
542 | 80337b66 | bellard | /* Not implemented. */
|
543 | 80337b66 | bellard | return 0x30; |
544 | 80337b66 | bellard | case 9: |
545 | 80337b66 | bellard | return 0x33; |
546 | 80337b66 | bellard | case 10: /* Revision. */ |
547 | 80337b66 | bellard | return 0x91; |
548 | 80337b66 | bellard | case 11: |
549 | 80337b66 | bellard | return 0x33; |
550 | 80337b66 | bellard | case 12: |
551 | 80337b66 | bellard | return s->ercv;
|
552 | 80337b66 | bellard | case 13: |
553 | 80337b66 | bellard | return 0; |
554 | 80337b66 | bellard | } |
555 | 80337b66 | bellard | break;
|
556 | 80337b66 | bellard | } |
557 | 80337b66 | bellard | cpu_abort (cpu_single_env, "smc91c111_read: Bad reg %d:%x\n",
|
558 | 80337b66 | bellard | s->bank, offset); |
559 | 80337b66 | bellard | return 0; |
560 | 80337b66 | bellard | } |
561 | 80337b66 | bellard | |
562 | 80337b66 | bellard | static void smc91c111_writew(void *opaque, target_phys_addr_t offset, |
563 | 80337b66 | bellard | uint32_t value) |
564 | 80337b66 | bellard | { |
565 | 80337b66 | bellard | smc91c111_writeb(opaque, offset, value & 0xff);
|
566 | 80337b66 | bellard | smc91c111_writeb(opaque, offset + 1, value >> 8); |
567 | 80337b66 | bellard | } |
568 | 80337b66 | bellard | |
569 | 80337b66 | bellard | static void smc91c111_writel(void *opaque, target_phys_addr_t offset, |
570 | 80337b66 | bellard | uint32_t value) |
571 | 80337b66 | bellard | { |
572 | 80337b66 | bellard | smc91c111_state *s = (smc91c111_state *)opaque; |
573 | 80337b66 | bellard | /* 32-bit writes to offset 0xc only actually write to the bank select
|
574 | 80337b66 | bellard | register (offset 0xe) */
|
575 | 80337b66 | bellard | if (offset != s->base + 0xc) |
576 | 80337b66 | bellard | smc91c111_writew(opaque, offset, value & 0xffff);
|
577 | 80337b66 | bellard | smc91c111_writew(opaque, offset + 2, value >> 16); |
578 | 80337b66 | bellard | } |
579 | 80337b66 | bellard | |
580 | 80337b66 | bellard | static uint32_t smc91c111_readw(void *opaque, target_phys_addr_t offset) |
581 | 80337b66 | bellard | { |
582 | 80337b66 | bellard | uint32_t val; |
583 | 80337b66 | bellard | val = smc91c111_readb(opaque, offset); |
584 | 80337b66 | bellard | val |= smc91c111_readb(opaque, offset + 1) << 8; |
585 | 80337b66 | bellard | return val;
|
586 | 80337b66 | bellard | } |
587 | 80337b66 | bellard | |
588 | 80337b66 | bellard | static uint32_t smc91c111_readl(void *opaque, target_phys_addr_t offset) |
589 | 80337b66 | bellard | { |
590 | 80337b66 | bellard | uint32_t val; |
591 | 80337b66 | bellard | val = smc91c111_readw(opaque, offset); |
592 | 80337b66 | bellard | val |= smc91c111_readw(opaque, offset + 2) << 16; |
593 | 80337b66 | bellard | return val;
|
594 | 80337b66 | bellard | } |
595 | 80337b66 | bellard | |
596 | d861b05e | pbrook | static int smc91c111_can_receive(void *opaque) |
597 | d861b05e | pbrook | { |
598 | d861b05e | pbrook | smc91c111_state *s = (smc91c111_state *)opaque; |
599 | d861b05e | pbrook | |
600 | d861b05e | pbrook | if ((s->rcr & RCR_RXEN) == 0 || (s->rcr & RCR_SOFT_RST)) |
601 | d861b05e | pbrook | return 1; |
602 | d861b05e | pbrook | if (s->allocated == (1 << NUM_PACKETS) - 1) |
603 | d861b05e | pbrook | return 0; |
604 | d861b05e | pbrook | return 1; |
605 | d861b05e | pbrook | } |
606 | d861b05e | pbrook | |
607 | 80337b66 | bellard | static void smc91c111_receive(void *opaque, const uint8_t *buf, int size) |
608 | 80337b66 | bellard | { |
609 | 80337b66 | bellard | smc91c111_state *s = (smc91c111_state *)opaque; |
610 | 80337b66 | bellard | int status;
|
611 | 80337b66 | bellard | int packetsize;
|
612 | 80337b66 | bellard | uint32_t crc; |
613 | 80337b66 | bellard | int packetnum;
|
614 | 80337b66 | bellard | uint8_t *p; |
615 | 80337b66 | bellard | |
616 | 80337b66 | bellard | if ((s->rcr & RCR_RXEN) == 0 || (s->rcr & RCR_SOFT_RST)) |
617 | 80337b66 | bellard | return;
|
618 | 9f083493 | ths | /* Short packets are padded with zeros. Receiving a packet
|
619 | 80337b66 | bellard | < 64 bytes long is considered an error condition. */
|
620 | 80337b66 | bellard | if (size < 64) |
621 | 80337b66 | bellard | packetsize = 64;
|
622 | 80337b66 | bellard | else
|
623 | 80337b66 | bellard | packetsize = (size & ~1);
|
624 | 80337b66 | bellard | packetsize += 6;
|
625 | 80337b66 | bellard | crc = (s->rcr & RCR_STRIP_CRC) == 0;
|
626 | 80337b66 | bellard | if (crc)
|
627 | 80337b66 | bellard | packetsize += 4;
|
628 | 80337b66 | bellard | /* TODO: Flag overrun and receive errors. */
|
629 | 80337b66 | bellard | if (packetsize > 2048) |
630 | 80337b66 | bellard | return;
|
631 | 80337b66 | bellard | packetnum = smc91c111_allocate_packet(s); |
632 | 80337b66 | bellard | if (packetnum == 0x80) |
633 | 80337b66 | bellard | return;
|
634 | 80337b66 | bellard | s->rx_fifo[s->rx_fifo_len++] = packetnum; |
635 | 80337b66 | bellard | |
636 | 80337b66 | bellard | p = &s->data[packetnum][0];
|
637 | 80337b66 | bellard | /* ??? Multicast packets? */
|
638 | 80337b66 | bellard | status = 0;
|
639 | 80337b66 | bellard | if (size > 1518) |
640 | 80337b66 | bellard | status |= RS_TOOLONG; |
641 | 80337b66 | bellard | if (size & 1) |
642 | 80337b66 | bellard | status |= RS_ODDFRAME; |
643 | 80337b66 | bellard | *(p++) = status & 0xff;
|
644 | 80337b66 | bellard | *(p++) = status >> 8;
|
645 | 80337b66 | bellard | *(p++) = packetsize & 0xff;
|
646 | 80337b66 | bellard | *(p++) = packetsize >> 8;
|
647 | 80337b66 | bellard | memcpy(p, buf, size & ~1);
|
648 | 80337b66 | bellard | p += (size & ~1);
|
649 | 80337b66 | bellard | /* Pad short packets. */
|
650 | 80337b66 | bellard | if (size < 64) { |
651 | 80337b66 | bellard | int pad;
|
652 | 3b46e624 | ths | |
653 | 80337b66 | bellard | if (size & 1) |
654 | 80337b66 | bellard | *(p++) = buf[size - 1];
|
655 | 80337b66 | bellard | pad = 64 - size;
|
656 | 80337b66 | bellard | memset(p, 0, pad);
|
657 | 80337b66 | bellard | p += pad; |
658 | 80337b66 | bellard | size = 64;
|
659 | 80337b66 | bellard | } |
660 | 80337b66 | bellard | /* It's not clear if the CRC should go before or after the last byte in
|
661 | 80337b66 | bellard | odd sized packets. Linux disables the CRC, so that's no help.
|
662 | 80337b66 | bellard | The pictures in the documentation show the CRC aligned on a 16-bit
|
663 | 80337b66 | bellard | boundary before the last odd byte, so that's what we do. */
|
664 | 80337b66 | bellard | if (crc) {
|
665 | 80337b66 | bellard | crc = crc32(~0, buf, size);
|
666 | 80337b66 | bellard | *(p++) = crc & 0xff; crc >>= 8; |
667 | 80337b66 | bellard | *(p++) = crc & 0xff; crc >>= 8; |
668 | 80337b66 | bellard | *(p++) = crc & 0xff; crc >>= 8; |
669 | 80337b66 | bellard | *(p++) = crc & 0xff; crc >>= 8; |
670 | 80337b66 | bellard | } |
671 | 80337b66 | bellard | if (size & 1) { |
672 | 80337b66 | bellard | *(p++) = buf[size - 1];
|
673 | 80337b66 | bellard | *(p++) = 0x60;
|
674 | 80337b66 | bellard | } else {
|
675 | 80337b66 | bellard | *(p++) = 0;
|
676 | 80337b66 | bellard | *(p++) = 0x40;
|
677 | 80337b66 | bellard | } |
678 | 80337b66 | bellard | /* TODO: Raise early RX interrupt? */
|
679 | 80337b66 | bellard | s->int_level |= INT_RCV; |
680 | 80337b66 | bellard | smc91c111_update(s); |
681 | 80337b66 | bellard | } |
682 | 80337b66 | bellard | |
683 | 80337b66 | bellard | static CPUReadMemoryFunc *smc91c111_readfn[] = {
|
684 | 80337b66 | bellard | smc91c111_readb, |
685 | 80337b66 | bellard | smc91c111_readw, |
686 | 80337b66 | bellard | smc91c111_readl |
687 | 80337b66 | bellard | }; |
688 | 80337b66 | bellard | |
689 | 80337b66 | bellard | static CPUWriteMemoryFunc *smc91c111_writefn[] = {
|
690 | 80337b66 | bellard | smc91c111_writeb, |
691 | 80337b66 | bellard | smc91c111_writew, |
692 | 80337b66 | bellard | smc91c111_writel |
693 | 80337b66 | bellard | }; |
694 | 80337b66 | bellard | |
695 | d537cf6c | pbrook | void smc91c111_init(NICInfo *nd, uint32_t base, qemu_irq irq)
|
696 | 80337b66 | bellard | { |
697 | 80337b66 | bellard | smc91c111_state *s; |
698 | 80337b66 | bellard | int iomemtype;
|
699 | 80337b66 | bellard | |
700 | 80337b66 | bellard | s = (smc91c111_state *)qemu_mallocz(sizeof(smc91c111_state));
|
701 | 80337b66 | bellard | iomemtype = cpu_register_io_memory(0, smc91c111_readfn,
|
702 | 80337b66 | bellard | smc91c111_writefn, s); |
703 | 80337b66 | bellard | cpu_register_physical_memory(base, 16, iomemtype);
|
704 | 80337b66 | bellard | s->base = base; |
705 | 80337b66 | bellard | s->irq = irq; |
706 | 80337b66 | bellard | memcpy(s->macaddr, nd->macaddr, 6);
|
707 | 80337b66 | bellard | |
708 | 80337b66 | bellard | smc91c111_reset(s); |
709 | 80337b66 | bellard | |
710 | d861b05e | pbrook | s->vc = qemu_new_vlan_client(nd->vlan, smc91c111_receive, |
711 | d861b05e | pbrook | smc91c111_can_receive, s); |
712 | 80337b66 | bellard | /* ??? Save/restore. */
|
713 | 80337b66 | bellard | } |