Statistics
| Branch: | Revision:

root / dyngen-exec.h @ 4136f33c

History | View | Annotate | Download (5.4 kB)

1 79638566 bellard
/*
2 79638566 bellard
 *  dyngen defines for micro operation code
3 79638566 bellard
 *
4 79638566 bellard
 *  Copyright (c) 2003 Fabrice Bellard
5 79638566 bellard
 *
6 79638566 bellard
 * This library is free software; you can redistribute it and/or
7 79638566 bellard
 * modify it under the terms of the GNU Lesser General Public
8 79638566 bellard
 * License as published by the Free Software Foundation; either
9 79638566 bellard
 * version 2 of the License, or (at your option) any later version.
10 79638566 bellard
 *
11 79638566 bellard
 * This library is distributed in the hope that it will be useful,
12 79638566 bellard
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 79638566 bellard
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14 79638566 bellard
 * Lesser General Public License for more details.
15 79638566 bellard
 *
16 79638566 bellard
 * You should have received a copy of the GNU Lesser General Public
17 79638566 bellard
 * License along with this library; if not, write to the Free Software
18 79638566 bellard
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
19 79638566 bellard
 */
20 67867308 bellard
#if !defined(__DYNGEN_EXEC_H__)
21 67867308 bellard
#define __DYNGEN_EXEC_H__
22 67867308 bellard
23 79638566 bellard
typedef unsigned char uint8_t;
24 79638566 bellard
typedef unsigned short uint16_t;
25 79638566 bellard
typedef unsigned int uint32_t;
26 79638566 bellard
typedef unsigned long long uint64_t;
27 79638566 bellard
28 79638566 bellard
typedef signed char int8_t;
29 79638566 bellard
typedef signed short int16_t;
30 79638566 bellard
typedef signed int int32_t;
31 79638566 bellard
typedef signed long long int64_t;
32 79638566 bellard
33 67867308 bellard
#define INT8_MIN                (-128)
34 67867308 bellard
#define INT16_MIN                (-32767-1)
35 67867308 bellard
#define INT32_MIN                (-2147483647-1)
36 67867308 bellard
#define INT64_MIN                (-(int64_t)(9223372036854775807)-1)
37 67867308 bellard
#define INT8_MAX                (127)
38 67867308 bellard
#define INT16_MAX                (32767)
39 67867308 bellard
#define INT32_MAX                (2147483647)
40 67867308 bellard
#define INT64_MAX                ((int64_t)(9223372036854775807))
41 67867308 bellard
#define UINT8_MAX                (255)
42 67867308 bellard
#define UINT16_MAX                (65535)
43 67867308 bellard
#define UINT32_MAX                (4294967295U)
44 67867308 bellard
#define UINT64_MAX                ((uint64_t)(18446744073709551615))
45 67867308 bellard
46 79638566 bellard
#define bswap32(x) \
47 79638566 bellard
({ \
48 79638566 bellard
        uint32_t __x = (x); \
49 79638566 bellard
        ((uint32_t)( \
50 79638566 bellard
                (((uint32_t)(__x) & (uint32_t)0x000000ffUL) << 24) | \
51 79638566 bellard
                (((uint32_t)(__x) & (uint32_t)0x0000ff00UL) <<  8) | \
52 79638566 bellard
                (((uint32_t)(__x) & (uint32_t)0x00ff0000UL) >>  8) | \
53 79638566 bellard
                (((uint32_t)(__x) & (uint32_t)0xff000000UL) >> 24) )); \
54 79638566 bellard
})
55 79638566 bellard
56 79638566 bellard
typedef struct FILE FILE;
57 79638566 bellard
extern int fprintf(FILE *, const char *, ...);
58 79638566 bellard
extern int printf(const char *, ...);
59 79638566 bellard
#define NULL 0
60 79638566 bellard
#include <fenv.h>
61 79638566 bellard
62 79638566 bellard
#ifdef __i386__
63 79638566 bellard
#define AREG0 "ebp"
64 79638566 bellard
#define AREG1 "ebx"
65 79638566 bellard
#define AREG2 "esi"
66 79638566 bellard
#define AREG3 "edi"
67 79638566 bellard
#endif
68 79638566 bellard
#ifdef __powerpc__
69 79638566 bellard
#define AREG0 "r27"
70 79638566 bellard
#define AREG1 "r24"
71 79638566 bellard
#define AREG2 "r25"
72 79638566 bellard
#define AREG3 "r26"
73 c970a162 bellard
/* XXX: suppress this hack */
74 c970a162 bellard
#if defined(CONFIG_USER_ONLY)
75 79638566 bellard
#define AREG4 "r16"
76 79638566 bellard
#define AREG5 "r17"
77 79638566 bellard
#define AREG6 "r18"
78 79638566 bellard
#define AREG7 "r19"
79 79638566 bellard
#define AREG8 "r20"
80 79638566 bellard
#define AREG9 "r21"
81 79638566 bellard
#define AREG10 "r22"
82 79638566 bellard
#define AREG11 "r23"
83 c970a162 bellard
#endif
84 79638566 bellard
#define USE_INT_TO_FLOAT_HELPERS
85 79638566 bellard
#define BUGGY_GCC_DIV64
86 79638566 bellard
#endif
87 79638566 bellard
#ifdef __arm__
88 79638566 bellard
#define AREG0 "r7"
89 79638566 bellard
#define AREG1 "r4"
90 79638566 bellard
#define AREG2 "r5"
91 79638566 bellard
#define AREG3 "r6"
92 79638566 bellard
#endif
93 79638566 bellard
#ifdef __mips__
94 79638566 bellard
#define AREG0 "s3"
95 79638566 bellard
#define AREG1 "s0"
96 79638566 bellard
#define AREG2 "s1"
97 79638566 bellard
#define AREG3 "s2"
98 79638566 bellard
#endif
99 79638566 bellard
#ifdef __sparc__
100 79638566 bellard
#define AREG0 "g6"
101 79638566 bellard
#define AREG1 "g1"
102 79638566 bellard
#define AREG2 "g2"
103 79638566 bellard
#define AREG3 "g3"
104 79638566 bellard
#define AREG4 "l0"
105 79638566 bellard
#define AREG5 "l1"
106 79638566 bellard
#define AREG6 "l2"
107 79638566 bellard
#define AREG7 "l3"
108 79638566 bellard
#define AREG8 "l4"
109 79638566 bellard
#define AREG9 "l5"
110 79638566 bellard
#define AREG10 "l6"
111 79638566 bellard
#define AREG11 "l7"
112 79638566 bellard
#define USE_FP_CONVERT
113 79638566 bellard
#endif
114 79638566 bellard
#ifdef __s390__
115 79638566 bellard
#define AREG0 "r10"
116 79638566 bellard
#define AREG1 "r7"
117 79638566 bellard
#define AREG2 "r8"
118 79638566 bellard
#define AREG3 "r9"
119 79638566 bellard
#endif
120 79638566 bellard
#ifdef __alpha__
121 79638566 bellard
/* Note $15 is the frame pointer, so anything in op-i386.c that would
122 79638566 bellard
   require a frame pointer, like alloca, would probably loose.  */
123 79638566 bellard
#define AREG0 "$15"
124 79638566 bellard
#define AREG1 "$9"
125 79638566 bellard
#define AREG2 "$10"
126 79638566 bellard
#define AREG3 "$11"
127 79638566 bellard
#define AREG4 "$12"
128 79638566 bellard
#define AREG5 "$13"
129 79638566 bellard
#define AREG6 "$14"
130 79638566 bellard
#endif
131 38e584a0 bellard
#ifdef __mc68000
132 38e584a0 bellard
#define AREG0 "%a5"
133 38e584a0 bellard
#define AREG1 "%a4"
134 38e584a0 bellard
#define AREG2 "%d7"
135 38e584a0 bellard
#define AREG3 "%d6"
136 38e584a0 bellard
#define AREG4 "%d5"
137 38e584a0 bellard
#endif
138 79638566 bellard
#ifdef __ia64__
139 79638566 bellard
#define AREG0 "r27"
140 79638566 bellard
#define AREG1 "r24"
141 79638566 bellard
#define AREG2 "r25"
142 79638566 bellard
#define AREG3 "r26"
143 79638566 bellard
#endif
144 79638566 bellard
145 79638566 bellard
/* force GCC to generate only one epilog at the end of the function */
146 79638566 bellard
#define FORCE_RET() asm volatile ("");
147 79638566 bellard
148 79638566 bellard
#ifndef OPPROTO
149 79638566 bellard
#define OPPROTO
150 79638566 bellard
#endif
151 79638566 bellard
152 79638566 bellard
#define xglue(x, y) x ## y
153 79638566 bellard
#define glue(x, y) xglue(x, y)
154 9621339d bellard
#define stringify(s)        tostring(s)
155 9621339d bellard
#define tostring(s)        #s
156 79638566 bellard
157 79638566 bellard
#ifdef __alpha__
158 79638566 bellard
/* the symbols are considered non exported so a br immediate is generated */
159 79638566 bellard
#define __hidden __attribute__((visibility("hidden")))
160 79638566 bellard
#else
161 79638566 bellard
#define __hidden 
162 79638566 bellard
#endif
163 79638566 bellard
164 79638566 bellard
#ifdef __alpha__
165 79638566 bellard
/* Suggested by Richard Henderson. This will result in code like
166 79638566 bellard
        ldah $0,__op_param1($29)        !gprelhigh
167 79638566 bellard
        lda $0,__op_param1($0)          !gprellow
168 79638566 bellard
   We can then conveniently change $29 to $31 and adapt the offsets to
169 79638566 bellard
   emit the appropriate constant.  */
170 79638566 bellard
extern int __op_param1 __hidden;
171 79638566 bellard
extern int __op_param2 __hidden;
172 79638566 bellard
extern int __op_param3 __hidden;
173 79638566 bellard
#define PARAM1 ({ int _r; asm("" : "=r"(_r) : "0" (&__op_param1)); _r; })
174 79638566 bellard
#define PARAM2 ({ int _r; asm("" : "=r"(_r) : "0" (&__op_param2)); _r; })
175 79638566 bellard
#define PARAM3 ({ int _r; asm("" : "=r"(_r) : "0" (&__op_param3)); _r; })
176 79638566 bellard
#else
177 79638566 bellard
extern int __op_param1, __op_param2, __op_param3;
178 79638566 bellard
#define PARAM1 ((long)(&__op_param1))
179 79638566 bellard
#define PARAM2 ((long)(&__op_param2))
180 79638566 bellard
#define PARAM3 ((long)(&__op_param3))
181 79638566 bellard
#endif
182 79638566 bellard
183 c106152d bellard
extern int __op_jmp0, __op_jmp1, __op_jmp2, __op_jmp3;
184 9621339d bellard
185 9621339d bellard
#ifdef __i386__
186 9621339d bellard
#define EXIT_TB() asm volatile ("ret")
187 9621339d bellard
#endif
188 9621339d bellard
#ifdef __powerpc__
189 9621339d bellard
#define EXIT_TB() asm volatile ("blr")
190 9621339d bellard
#endif
191 9621339d bellard
#ifdef __s390__
192 9621339d bellard
#define EXIT_TB() asm volatile ("br %r14")
193 9621339d bellard
#endif
194 9621339d bellard
#ifdef __alpha__
195 9621339d bellard
#define EXIT_TB() asm volatile ("ret")
196 9621339d bellard
#endif
197 9621339d bellard
#ifdef __ia64__
198 9621339d bellard
#define EXIT_TB() asm volatile ("br.ret.sptk.many b0;;")
199 9621339d bellard
#endif
200 9621339d bellard
#ifdef __sparc__
201 a96fc003 bellard
#define EXIT_TB() asm volatile ("jmpl %i0 + 8, %g0\n" \
202 9621339d bellard
                                "nop")
203 9621339d bellard
#endif
204 9621339d bellard
#ifdef __arm__
205 9621339d bellard
#define EXIT_TB() asm volatile ("b exec_loop")
206 9621339d bellard
#endif
207 38e584a0 bellard
#ifdef __mc68000
208 38e584a0 bellard
#define EXIT_TB() asm volatile ("rts")
209 38e584a0 bellard
#endif
210 67867308 bellard
211 67867308 bellard
#endif /* !defined(__DYNGEN_EXEC_H__) */