root / hw / vga-isa-mm.c @ 416343b1
History | View | Annotate | Download (4.3 kB)
1 |
/*
|
---|---|
2 |
* QEMU ISA MM VGA Emulator.
|
3 |
*
|
4 |
* Copyright (c) 2003 Fabrice Bellard
|
5 |
*
|
6 |
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 |
* of this software and associated documentation files (the "Software"), to deal
|
8 |
* in the Software without restriction, including without limitation the rights
|
9 |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 |
* copies of the Software, and to permit persons to whom the Software is
|
11 |
* furnished to do so, subject to the following conditions:
|
12 |
*
|
13 |
* The above copyright notice and this permission notice shall be included in
|
14 |
* all copies or substantial portions of the Software.
|
15 |
*
|
16 |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 |
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 |
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 |
* THE SOFTWARE.
|
23 |
*/
|
24 |
#include "hw.h" |
25 |
#include "console.h" |
26 |
#include "pc.h" |
27 |
#include "vga_int.h" |
28 |
#include "pixel_ops.h" |
29 |
#include "qemu-timer.h" |
30 |
|
31 |
typedef struct ISAVGAMMState { |
32 |
VGACommonState vga; |
33 |
int it_shift;
|
34 |
} ISAVGAMMState; |
35 |
|
36 |
/* Memory mapped interface */
|
37 |
static uint32_t vga_mm_readb (void *opaque, target_phys_addr_t addr) |
38 |
{ |
39 |
ISAVGAMMState *s = opaque; |
40 |
|
41 |
return vga_ioport_read(&s->vga, addr >> s->it_shift) & 0xff; |
42 |
} |
43 |
|
44 |
static void vga_mm_writeb (void *opaque, |
45 |
target_phys_addr_t addr, uint32_t value) |
46 |
{ |
47 |
ISAVGAMMState *s = opaque; |
48 |
|
49 |
vga_ioport_write(&s->vga, addr >> s->it_shift, value & 0xff);
|
50 |
} |
51 |
|
52 |
static uint32_t vga_mm_readw (void *opaque, target_phys_addr_t addr) |
53 |
{ |
54 |
ISAVGAMMState *s = opaque; |
55 |
|
56 |
return vga_ioport_read(&s->vga, addr >> s->it_shift) & 0xffff; |
57 |
} |
58 |
|
59 |
static void vga_mm_writew (void *opaque, |
60 |
target_phys_addr_t addr, uint32_t value) |
61 |
{ |
62 |
ISAVGAMMState *s = opaque; |
63 |
|
64 |
vga_ioport_write(&s->vga, addr >> s->it_shift, value & 0xffff);
|
65 |
} |
66 |
|
67 |
static uint32_t vga_mm_readl (void *opaque, target_phys_addr_t addr) |
68 |
{ |
69 |
ISAVGAMMState *s = opaque; |
70 |
|
71 |
return vga_ioport_read(&s->vga, addr >> s->it_shift);
|
72 |
} |
73 |
|
74 |
static void vga_mm_writel (void *opaque, |
75 |
target_phys_addr_t addr, uint32_t value) |
76 |
{ |
77 |
ISAVGAMMState *s = opaque; |
78 |
|
79 |
vga_ioport_write(&s->vga, addr >> s->it_shift, value); |
80 |
} |
81 |
|
82 |
static const MemoryRegionOps vga_mm_ctrl_ops = { |
83 |
.old_mmio = { |
84 |
.read = { |
85 |
vga_mm_readb, |
86 |
vga_mm_readw, |
87 |
vga_mm_readl, |
88 |
}, |
89 |
.write = { |
90 |
vga_mm_writeb, |
91 |
vga_mm_writew, |
92 |
vga_mm_writel, |
93 |
}, |
94 |
}, |
95 |
.endianness = DEVICE_NATIVE_ENDIAN, |
96 |
}; |
97 |
|
98 |
static void vga_mm_init(ISAVGAMMState *s, target_phys_addr_t vram_base, |
99 |
target_phys_addr_t ctrl_base, int it_shift,
|
100 |
MemoryRegion *address_space) |
101 |
{ |
102 |
MemoryRegion *s_ioport_ctrl, *vga_io_memory; |
103 |
|
104 |
s->it_shift = it_shift; |
105 |
s_ioport_ctrl = g_malloc(sizeof(*s_ioport_ctrl));
|
106 |
memory_region_init_io(s_ioport_ctrl, &vga_mm_ctrl_ops, s, |
107 |
"vga-mm-ctrl", 0x100000); |
108 |
|
109 |
vga_io_memory = g_malloc(sizeof(*vga_io_memory));
|
110 |
/* XXX: endianness? */
|
111 |
memory_region_init_io(vga_io_memory, &vga_mem_ops, &s->vga, |
112 |
"vga-mem", 0x20000); |
113 |
|
114 |
vmstate_register(NULL, 0, &vmstate_vga_common, s); |
115 |
|
116 |
memory_region_add_subregion(address_space, ctrl_base, s_ioport_ctrl); |
117 |
s->vga.bank_offset = 0;
|
118 |
memory_region_add_subregion(address_space, |
119 |
vram_base + 0x000a0000, vga_io_memory);
|
120 |
memory_region_set_coalescing(vga_io_memory); |
121 |
} |
122 |
|
123 |
int isa_vga_mm_init(target_phys_addr_t vram_base,
|
124 |
target_phys_addr_t ctrl_base, int it_shift,
|
125 |
MemoryRegion *address_space) |
126 |
{ |
127 |
ISAVGAMMState *s; |
128 |
|
129 |
s = g_malloc0(sizeof(*s));
|
130 |
|
131 |
vga_common_init(&s->vga, VGA_RAM_SIZE); |
132 |
vga_mm_init(s, vram_base, ctrl_base, it_shift, address_space); |
133 |
|
134 |
s->vga.ds = graphic_console_init(s->vga.update, s->vga.invalidate, |
135 |
s->vga.screen_dump, s->vga.text_update, s); |
136 |
|
137 |
vga_init_vbe(&s->vga, address_space); |
138 |
return 0; |
139 |
} |