root / target-arm / cpu.h @ 42388c4b
History | View | Annotate | Download (12.9 kB)
1 | 2c0262af | bellard | /*
|
---|---|---|---|
2 | 2c0262af | bellard | * ARM virtual CPU header
|
3 | 5fafdf24 | ths | *
|
4 | 2c0262af | bellard | * Copyright (c) 2003 Fabrice Bellard
|
5 | 2c0262af | bellard | *
|
6 | 2c0262af | bellard | * This library is free software; you can redistribute it and/or
|
7 | 2c0262af | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | 2c0262af | bellard | * License as published by the Free Software Foundation; either
|
9 | 2c0262af | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | 2c0262af | bellard | *
|
11 | 2c0262af | bellard | * This library is distributed in the hope that it will be useful,
|
12 | 2c0262af | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 2c0262af | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 2c0262af | bellard | * Lesser General Public License for more details.
|
15 | 2c0262af | bellard | *
|
16 | 2c0262af | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | 2c0262af | bellard | * License along with this library; if not, write to the Free Software
|
18 | 2c0262af | bellard | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 | 2c0262af | bellard | */
|
20 | 2c0262af | bellard | #ifndef CPU_ARM_H
|
21 | 2c0262af | bellard | #define CPU_ARM_H
|
22 | 2c0262af | bellard | |
23 | 3cf1e035 | bellard | #define TARGET_LONG_BITS 32 |
24 | 3cf1e035 | bellard | |
25 | 9042c0e2 | ths | #define ELF_MACHINE EM_ARM
|
26 | 9042c0e2 | ths | |
27 | 2c0262af | bellard | #include "cpu-defs.h" |
28 | 2c0262af | bellard | |
29 | 53cd6637 | bellard | #include "softfloat.h" |
30 | 53cd6637 | bellard | |
31 | 1fddef4b | bellard | #define TARGET_HAS_ICE 1 |
32 | 1fddef4b | bellard | |
33 | b8a9e8f1 | bellard | #define EXCP_UDEF 1 /* undefined instruction */ |
34 | b8a9e8f1 | bellard | #define EXCP_SWI 2 /* software interrupt */ |
35 | b8a9e8f1 | bellard | #define EXCP_PREFETCH_ABORT 3 |
36 | b8a9e8f1 | bellard | #define EXCP_DATA_ABORT 4 |
37 | b5ff1b31 | bellard | #define EXCP_IRQ 5 |
38 | b5ff1b31 | bellard | #define EXCP_FIQ 6 |
39 | 06c949e6 | pbrook | #define EXCP_BKPT 7 |
40 | 9ee6e8bb | pbrook | #define EXCP_EXCEPTION_EXIT 8 /* Return from v7M exception. */ |
41 | 9ee6e8bb | pbrook | |
42 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_RESET 1 |
43 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_NMI 2 |
44 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_HARD 3 |
45 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_MEM 4 |
46 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_BUS 5 |
47 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_USAGE 6 |
48 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_SVC 11 |
49 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_DEBUG 12 |
50 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_PENDSV 14 |
51 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_SYSTICK 15 |
52 | 2c0262af | bellard | |
53 | c1713132 | balrog | typedef void ARMWriteCPFunc(void *opaque, int cp_info, |
54 | c1713132 | balrog | int srcreg, int operand, uint32_t value); |
55 | c1713132 | balrog | typedef uint32_t ARMReadCPFunc(void *opaque, int cp_info, |
56 | c1713132 | balrog | int dstreg, int operand); |
57 | c1713132 | balrog | |
58 | f93eb9ff | balrog | struct arm_boot_info;
|
59 | f93eb9ff | balrog | |
60 | 6ebbf390 | j_mayer | #define NB_MMU_MODES 2 |
61 | 6ebbf390 | j_mayer | |
62 | b7bcbe95 | bellard | /* We currently assume float and double are IEEE single and double
|
63 | b7bcbe95 | bellard | precision respectively.
|
64 | b7bcbe95 | bellard | Doing runtime conversions is tricky because VFP registers may contain
|
65 | b7bcbe95 | bellard | integer values (eg. as the result of a FTOSI instruction).
|
66 | 8e96005d | bellard | s<2n> maps to the least significant half of d<n>
|
67 | 8e96005d | bellard | s<2n+1> maps to the most significant half of d<n>
|
68 | 8e96005d | bellard | */
|
69 | b7bcbe95 | bellard | |
70 | 2c0262af | bellard | typedef struct CPUARMState { |
71 | b5ff1b31 | bellard | /* Regs for current mode. */
|
72 | 2c0262af | bellard | uint32_t regs[16];
|
73 | b5ff1b31 | bellard | /* Frequently accessed CPSR bits are stored separately for efficiently.
|
74 | d37aca66 | pbrook | This contains all the other bits. Use cpsr_{read,write} to access
|
75 | b5ff1b31 | bellard | the whole CPSR. */
|
76 | b5ff1b31 | bellard | uint32_t uncached_cpsr; |
77 | b5ff1b31 | bellard | uint32_t spsr; |
78 | b5ff1b31 | bellard | |
79 | b5ff1b31 | bellard | /* Banked registers. */
|
80 | b5ff1b31 | bellard | uint32_t banked_spsr[6];
|
81 | b5ff1b31 | bellard | uint32_t banked_r13[6];
|
82 | b5ff1b31 | bellard | uint32_t banked_r14[6];
|
83 | 3b46e624 | ths | |
84 | b5ff1b31 | bellard | /* These hold r8-r12. */
|
85 | b5ff1b31 | bellard | uint32_t usr_regs[5];
|
86 | b5ff1b31 | bellard | uint32_t fiq_regs[5];
|
87 | 3b46e624 | ths | |
88 | 2c0262af | bellard | /* cpsr flag cache for faster execution */
|
89 | 2c0262af | bellard | uint32_t CF; /* 0 or 1 */
|
90 | 2c0262af | bellard | uint32_t VF; /* V is the bit 31. All other bits are undefined */
|
91 | 6fbe23d5 | pbrook | uint32_t NF; /* N is bit 31. All other bits are undefined. */
|
92 | 6fbe23d5 | pbrook | uint32_t ZF; /* Z set if zero. */
|
93 | 99c475ab | bellard | uint32_t QF; /* 0 or 1 */
|
94 | 9ee6e8bb | pbrook | uint32_t GE; /* cpsr[19:16] */
|
95 | b26eefb6 | pbrook | uint32_t thumb; /* cpsr[5]. 0 = arm mode, 1 = thumb mode. */
|
96 | 9ee6e8bb | pbrook | uint32_t condexec_bits; /* IT bits. cpsr[15:10,26:25]. */
|
97 | 2c0262af | bellard | |
98 | b5ff1b31 | bellard | /* System control coprocessor (cp15) */
|
99 | b5ff1b31 | bellard | struct {
|
100 | 40f137e1 | pbrook | uint32_t c0_cpuid; |
101 | c1713132 | balrog | uint32_t c0_cachetype; |
102 | 9ee6e8bb | pbrook | uint32_t c0_c1[8]; /* Feature registers. */ |
103 | 9ee6e8bb | pbrook | uint32_t c0_c2[8]; /* Instruction set registers. */ |
104 | b5ff1b31 | bellard | uint32_t c1_sys; /* System control register. */
|
105 | b5ff1b31 | bellard | uint32_t c1_coproc; /* Coprocessor access register. */
|
106 | 610c3c8a | balrog | uint32_t c1_xscaleauxcr; /* XScale auxiliary control register. */
|
107 | 9ee6e8bb | pbrook | uint32_t c2_base0; /* MMU translation table base 0. */
|
108 | 9ee6e8bb | pbrook | uint32_t c2_base1; /* MMU translation table base 1. */
|
109 | 9ee6e8bb | pbrook | uint32_t c2_mask; /* MMU translation table base mask. */
|
110 | ce819861 | pbrook | uint32_t c2_data; /* MPU data cachable bits. */
|
111 | ce819861 | pbrook | uint32_t c2_insn; /* MPU instruction cachable bits. */
|
112 | ce819861 | pbrook | uint32_t c3; /* MMU domain access control register
|
113 | ce819861 | pbrook | MPU write buffer control. */
|
114 | b5ff1b31 | bellard | uint32_t c5_insn; /* Fault status registers. */
|
115 | b5ff1b31 | bellard | uint32_t c5_data; |
116 | ce819861 | pbrook | uint32_t c6_region[8]; /* MPU base/size registers. */ |
117 | b5ff1b31 | bellard | uint32_t c6_insn; /* Fault address registers. */
|
118 | b5ff1b31 | bellard | uint32_t c6_data; |
119 | b5ff1b31 | bellard | uint32_t c9_insn; /* Cache lockdown registers. */
|
120 | b5ff1b31 | bellard | uint32_t c9_data; |
121 | b5ff1b31 | bellard | uint32_t c13_fcse; /* FCSE PID. */
|
122 | b5ff1b31 | bellard | uint32_t c13_context; /* Context ID. */
|
123 | 9ee6e8bb | pbrook | uint32_t c13_tls1; /* User RW Thread register. */
|
124 | 9ee6e8bb | pbrook | uint32_t c13_tls2; /* User RO Thread register. */
|
125 | 9ee6e8bb | pbrook | uint32_t c13_tls3; /* Privileged Thread register. */
|
126 | c1713132 | balrog | uint32_t c15_cpar; /* XScale Coprocessor Access Register */
|
127 | c3d2689d | balrog | uint32_t c15_ticonfig; /* TI925T configuration byte. */
|
128 | c3d2689d | balrog | uint32_t c15_i_max; /* Maximum D-cache dirty line index. */
|
129 | c3d2689d | balrog | uint32_t c15_i_min; /* Minimum D-cache dirty line index. */
|
130 | c3d2689d | balrog | uint32_t c15_threadid; /* TI debugger thread-ID. */
|
131 | b5ff1b31 | bellard | } cp15; |
132 | 40f137e1 | pbrook | |
133 | 9ee6e8bb | pbrook | struct {
|
134 | 9ee6e8bb | pbrook | uint32_t other_sp; |
135 | 9ee6e8bb | pbrook | uint32_t vecbase; |
136 | 9ee6e8bb | pbrook | uint32_t basepri; |
137 | 9ee6e8bb | pbrook | uint32_t control; |
138 | 9ee6e8bb | pbrook | int current_sp;
|
139 | 9ee6e8bb | pbrook | int exception;
|
140 | 9ee6e8bb | pbrook | int pending_exception;
|
141 | 9ee6e8bb | pbrook | void *nvic;
|
142 | 9ee6e8bb | pbrook | } v7m; |
143 | 9ee6e8bb | pbrook | |
144 | c1713132 | balrog | /* Coprocessor IO used by peripherals */
|
145 | c1713132 | balrog | struct {
|
146 | c1713132 | balrog | ARMReadCPFunc *cp_read; |
147 | c1713132 | balrog | ARMWriteCPFunc *cp_write; |
148 | c1713132 | balrog | void *opaque;
|
149 | c1713132 | balrog | } cp[15];
|
150 | c1713132 | balrog | |
151 | 40f137e1 | pbrook | /* Internal CPU feature flags. */
|
152 | 40f137e1 | pbrook | uint32_t features; |
153 | 40f137e1 | pbrook | |
154 | 9ee6e8bb | pbrook | /* Callback for vectored interrupt controller. */
|
155 | 9ee6e8bb | pbrook | int (*get_irq_vector)(struct CPUARMState *); |
156 | 9ee6e8bb | pbrook | void *irq_opaque;
|
157 | 9ee6e8bb | pbrook | |
158 | 2c0262af | bellard | /* exception/interrupt handling */
|
159 | 2c0262af | bellard | jmp_buf jmp_env; |
160 | 2c0262af | bellard | int exception_index;
|
161 | 2c0262af | bellard | int interrupt_request;
|
162 | 2c0262af | bellard | int user_mode_only;
|
163 | 9332f9da | bellard | int halted;
|
164 | 2c0262af | bellard | |
165 | b7bcbe95 | bellard | /* VFP coprocessor state. */
|
166 | b7bcbe95 | bellard | struct {
|
167 | 9ee6e8bb | pbrook | float64 regs[32];
|
168 | b7bcbe95 | bellard | |
169 | 40f137e1 | pbrook | uint32_t xregs[16];
|
170 | b7bcbe95 | bellard | /* We store these fpcsr fields separately for convenience. */
|
171 | b7bcbe95 | bellard | int vec_len;
|
172 | b7bcbe95 | bellard | int vec_stride;
|
173 | b7bcbe95 | bellard | |
174 | 9ee6e8bb | pbrook | /* scratch space when Tn are not sufficient. */
|
175 | 9ee6e8bb | pbrook | uint32_t scratch[8];
|
176 | 3b46e624 | ths | |
177 | 53cd6637 | bellard | float_status fp_status; |
178 | b7bcbe95 | bellard | } vfp; |
179 | 9ee6e8bb | pbrook | #if defined(CONFIG_USER_ONLY)
|
180 | 9ee6e8bb | pbrook | struct mmon_state *mmon_entry;
|
181 | 9ee6e8bb | pbrook | #else
|
182 | 9ee6e8bb | pbrook | uint32_t mmon_addr; |
183 | 9ee6e8bb | pbrook | #endif
|
184 | b7bcbe95 | bellard | |
185 | 18c9b560 | balrog | /* iwMMXt coprocessor state. */
|
186 | 18c9b560 | balrog | struct {
|
187 | 18c9b560 | balrog | uint64_t regs[16];
|
188 | 18c9b560 | balrog | uint64_t val; |
189 | 18c9b560 | balrog | |
190 | 18c9b560 | balrog | uint32_t cregs[16];
|
191 | 18c9b560 | balrog | } iwmmxt; |
192 | 18c9b560 | balrog | |
193 | ce4defa0 | pbrook | #if defined(CONFIG_USER_ONLY)
|
194 | ce4defa0 | pbrook | /* For usermode syscall translation. */
|
195 | ce4defa0 | pbrook | int eabi;
|
196 | ce4defa0 | pbrook | #endif
|
197 | ce4defa0 | pbrook | |
198 | a316d335 | bellard | CPU_COMMON |
199 | a316d335 | bellard | |
200 | 9d551997 | balrog | /* These fields after the common ones so they are preserved on reset. */
|
201 | f93eb9ff | balrog | struct arm_boot_info *boot_info;
|
202 | 2c0262af | bellard | } CPUARMState; |
203 | 2c0262af | bellard | |
204 | aaed909a | bellard | CPUARMState *cpu_arm_init(const char *cpu_model); |
205 | b26eefb6 | pbrook | void arm_translate_init(void); |
206 | 2c0262af | bellard | int cpu_arm_exec(CPUARMState *s);
|
207 | 2c0262af | bellard | void cpu_arm_close(CPUARMState *s);
|
208 | b5ff1b31 | bellard | void do_interrupt(CPUARMState *);
|
209 | b5ff1b31 | bellard | void switch_mode(CPUARMState *, int); |
210 | 9ee6e8bb | pbrook | uint32_t do_arm_semihosting(CPUARMState *env); |
211 | b5ff1b31 | bellard | |
212 | 2c0262af | bellard | /* you can call this signal handler from your SIGBUS and SIGSEGV
|
213 | 2c0262af | bellard | signal handlers to inform the virtual CPU of exceptions. non zero
|
214 | 2c0262af | bellard | is returned if the signal was handled by the virtual CPU. */
|
215 | 5fafdf24 | ths | int cpu_arm_signal_handler(int host_signum, void *pinfo, |
216 | 2c0262af | bellard | void *puc);
|
217 | 2c0262af | bellard | |
218 | 9ee6e8bb | pbrook | void cpu_lock(void); |
219 | 9ee6e8bb | pbrook | void cpu_unlock(void); |
220 | 9ee6e8bb | pbrook | |
221 | b5ff1b31 | bellard | #define CPSR_M (0x1f) |
222 | b5ff1b31 | bellard | #define CPSR_T (1 << 5) |
223 | b5ff1b31 | bellard | #define CPSR_F (1 << 6) |
224 | b5ff1b31 | bellard | #define CPSR_I (1 << 7) |
225 | b5ff1b31 | bellard | #define CPSR_A (1 << 8) |
226 | b5ff1b31 | bellard | #define CPSR_E (1 << 9) |
227 | b5ff1b31 | bellard | #define CPSR_IT_2_7 (0xfc00) |
228 | 9ee6e8bb | pbrook | #define CPSR_GE (0xf << 16) |
229 | 9ee6e8bb | pbrook | #define CPSR_RESERVED (0xf << 20) |
230 | b5ff1b31 | bellard | #define CPSR_J (1 << 24) |
231 | b5ff1b31 | bellard | #define CPSR_IT_0_1 (3 << 25) |
232 | b5ff1b31 | bellard | #define CPSR_Q (1 << 27) |
233 | 9ee6e8bb | pbrook | #define CPSR_V (1 << 28) |
234 | 9ee6e8bb | pbrook | #define CPSR_C (1 << 29) |
235 | 9ee6e8bb | pbrook | #define CPSR_Z (1 << 30) |
236 | 9ee6e8bb | pbrook | #define CPSR_N (1 << 31) |
237 | 9ee6e8bb | pbrook | #define CPSR_NZCV (CPSR_N | CPSR_Z | CPSR_C | CPSR_V)
|
238 | 9ee6e8bb | pbrook | |
239 | 9ee6e8bb | pbrook | #define CPSR_IT (CPSR_IT_0_1 | CPSR_IT_2_7)
|
240 | 9ee6e8bb | pbrook | #define CACHED_CPSR_BITS (CPSR_T | CPSR_GE | CPSR_IT | CPSR_Q | CPSR_NZCV)
|
241 | 9ee6e8bb | pbrook | /* Bits writable in user mode. */
|
242 | 9ee6e8bb | pbrook | #define CPSR_USER (CPSR_NZCV | CPSR_Q | CPSR_GE)
|
243 | 9ee6e8bb | pbrook | /* Execution state bits. MRS read as zero, MSR writes ignored. */
|
244 | 9ee6e8bb | pbrook | #define CPSR_EXEC (CPSR_T | CPSR_IT | CPSR_J)
|
245 | b5ff1b31 | bellard | |
246 | b5ff1b31 | bellard | /* Return the current CPSR value. */
|
247 | 2f4a40e5 | balrog | uint32_t cpsr_read(CPUARMState *env); |
248 | 2f4a40e5 | balrog | /* Set the CPSR. Note that some bits of mask must be all-set or all-clear. */
|
249 | 2f4a40e5 | balrog | void cpsr_write(CPUARMState *env, uint32_t val, uint32_t mask);
|
250 | 9ee6e8bb | pbrook | |
251 | 9ee6e8bb | pbrook | /* Return the current xPSR value. */
|
252 | 9ee6e8bb | pbrook | static inline uint32_t xpsr_read(CPUARMState *env) |
253 | 9ee6e8bb | pbrook | { |
254 | 9ee6e8bb | pbrook | int ZF;
|
255 | 6fbe23d5 | pbrook | ZF = (env->ZF == 0);
|
256 | 6fbe23d5 | pbrook | return (env->NF & 0x80000000) | (ZF << 30) |
257 | 9ee6e8bb | pbrook | | (env->CF << 29) | ((env->VF & 0x80000000) >> 3) | (env->QF << 27) |
258 | 9ee6e8bb | pbrook | | (env->thumb << 24) | ((env->condexec_bits & 3) << 25) |
259 | 9ee6e8bb | pbrook | | ((env->condexec_bits & 0xfc) << 8) |
260 | 9ee6e8bb | pbrook | | env->v7m.exception; |
261 | b5ff1b31 | bellard | } |
262 | b5ff1b31 | bellard | |
263 | 9ee6e8bb | pbrook | /* Set the xPSR. Note that some bits of mask must be all-set or all-clear. */
|
264 | 9ee6e8bb | pbrook | static inline void xpsr_write(CPUARMState *env, uint32_t val, uint32_t mask) |
265 | 9ee6e8bb | pbrook | { |
266 | 9ee6e8bb | pbrook | if (mask & CPSR_NZCV) {
|
267 | 6fbe23d5 | pbrook | env->ZF = (~val) & CPSR_Z; |
268 | 6fbe23d5 | pbrook | env->NF = val; |
269 | 9ee6e8bb | pbrook | env->CF = (val >> 29) & 1; |
270 | 9ee6e8bb | pbrook | env->VF = (val << 3) & 0x80000000; |
271 | 9ee6e8bb | pbrook | } |
272 | 9ee6e8bb | pbrook | if (mask & CPSR_Q)
|
273 | 9ee6e8bb | pbrook | env->QF = ((val & CPSR_Q) != 0);
|
274 | 9ee6e8bb | pbrook | if (mask & (1 << 24)) |
275 | 9ee6e8bb | pbrook | env->thumb = ((val & (1 << 24)) != 0); |
276 | 9ee6e8bb | pbrook | if (mask & CPSR_IT_0_1) {
|
277 | 9ee6e8bb | pbrook | env->condexec_bits &= ~3;
|
278 | 9ee6e8bb | pbrook | env->condexec_bits |= (val >> 25) & 3; |
279 | 9ee6e8bb | pbrook | } |
280 | 9ee6e8bb | pbrook | if (mask & CPSR_IT_2_7) {
|
281 | 9ee6e8bb | pbrook | env->condexec_bits &= 3;
|
282 | 9ee6e8bb | pbrook | env->condexec_bits |= (val >> 8) & 0xfc; |
283 | 9ee6e8bb | pbrook | } |
284 | 9ee6e8bb | pbrook | if (mask & 0x1ff) { |
285 | 9ee6e8bb | pbrook | env->v7m.exception = val & 0x1ff;
|
286 | 9ee6e8bb | pbrook | } |
287 | 9ee6e8bb | pbrook | } |
288 | 9ee6e8bb | pbrook | |
289 | b5ff1b31 | bellard | enum arm_cpu_mode {
|
290 | b5ff1b31 | bellard | ARM_CPU_MODE_USR = 0x10,
|
291 | b5ff1b31 | bellard | ARM_CPU_MODE_FIQ = 0x11,
|
292 | b5ff1b31 | bellard | ARM_CPU_MODE_IRQ = 0x12,
|
293 | b5ff1b31 | bellard | ARM_CPU_MODE_SVC = 0x13,
|
294 | b5ff1b31 | bellard | ARM_CPU_MODE_ABT = 0x17,
|
295 | b5ff1b31 | bellard | ARM_CPU_MODE_UND = 0x1b,
|
296 | b5ff1b31 | bellard | ARM_CPU_MODE_SYS = 0x1f
|
297 | b5ff1b31 | bellard | }; |
298 | b5ff1b31 | bellard | |
299 | 40f137e1 | pbrook | /* VFP system registers. */
|
300 | 40f137e1 | pbrook | #define ARM_VFP_FPSID 0 |
301 | 40f137e1 | pbrook | #define ARM_VFP_FPSCR 1 |
302 | 9ee6e8bb | pbrook | #define ARM_VFP_MVFR1 6 |
303 | 9ee6e8bb | pbrook | #define ARM_VFP_MVFR0 7 |
304 | 40f137e1 | pbrook | #define ARM_VFP_FPEXC 8 |
305 | 40f137e1 | pbrook | #define ARM_VFP_FPINST 9 |
306 | 40f137e1 | pbrook | #define ARM_VFP_FPINST2 10 |
307 | 40f137e1 | pbrook | |
308 | 18c9b560 | balrog | /* iwMMXt coprocessor control registers. */
|
309 | 18c9b560 | balrog | #define ARM_IWMMXT_wCID 0 |
310 | 18c9b560 | balrog | #define ARM_IWMMXT_wCon 1 |
311 | 18c9b560 | balrog | #define ARM_IWMMXT_wCSSF 2 |
312 | 18c9b560 | balrog | #define ARM_IWMMXT_wCASF 3 |
313 | 18c9b560 | balrog | #define ARM_IWMMXT_wCGR0 8 |
314 | 18c9b560 | balrog | #define ARM_IWMMXT_wCGR1 9 |
315 | 18c9b560 | balrog | #define ARM_IWMMXT_wCGR2 10 |
316 | 18c9b560 | balrog | #define ARM_IWMMXT_wCGR3 11 |
317 | 18c9b560 | balrog | |
318 | 40f137e1 | pbrook | enum arm_features {
|
319 | 40f137e1 | pbrook | ARM_FEATURE_VFP, |
320 | c1713132 | balrog | ARM_FEATURE_AUXCR, /* ARM1026 Auxiliary control register. */
|
321 | c1713132 | balrog | ARM_FEATURE_XSCALE, /* Intel XScale extensions. */
|
322 | ce819861 | pbrook | ARM_FEATURE_IWMMXT, /* Intel iwMMXt extension. */
|
323 | 9ee6e8bb | pbrook | ARM_FEATURE_V6, |
324 | 9ee6e8bb | pbrook | ARM_FEATURE_V6K, |
325 | 9ee6e8bb | pbrook | ARM_FEATURE_V7, |
326 | 9ee6e8bb | pbrook | ARM_FEATURE_THUMB2, |
327 | c3d2689d | balrog | ARM_FEATURE_MPU, /* Only has Memory Protection Unit, not full MMU. */
|
328 | 9ee6e8bb | pbrook | ARM_FEATURE_VFP3, |
329 | 9ee6e8bb | pbrook | ARM_FEATURE_NEON, |
330 | 9ee6e8bb | pbrook | ARM_FEATURE_DIV, |
331 | 9ee6e8bb | pbrook | ARM_FEATURE_M, /* Microcontroller profile. */
|
332 | c3d2689d | balrog | ARM_FEATURE_OMAPCP /* OMAP specific CP15 ops handling. */
|
333 | 40f137e1 | pbrook | }; |
334 | 40f137e1 | pbrook | |
335 | 40f137e1 | pbrook | static inline int arm_feature(CPUARMState *env, int feature) |
336 | 40f137e1 | pbrook | { |
337 | 40f137e1 | pbrook | return (env->features & (1u << feature)) != 0; |
338 | 40f137e1 | pbrook | } |
339 | 40f137e1 | pbrook | |
340 | c732abe2 | j_mayer | void arm_cpu_list(FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, ...)); |
341 | 40f137e1 | pbrook | |
342 | 9ee6e8bb | pbrook | /* Interface between CPU and Interrupt controller. */
|
343 | 9ee6e8bb | pbrook | void armv7m_nvic_set_pending(void *opaque, int irq); |
344 | 9ee6e8bb | pbrook | int armv7m_nvic_acknowledge_irq(void *opaque); |
345 | 9ee6e8bb | pbrook | void armv7m_nvic_complete_irq(void *opaque, int irq); |
346 | 9ee6e8bb | pbrook | |
347 | c1713132 | balrog | void cpu_arm_set_cp_io(CPUARMState *env, int cpnum, |
348 | c1713132 | balrog | ARMReadCPFunc *cp_read, ARMWriteCPFunc *cp_write, |
349 | c1713132 | balrog | void *opaque);
|
350 | c1713132 | balrog | |
351 | 9ee6e8bb | pbrook | /* Does the core conform to the the "MicroController" profile. e.g. Cortex-M3.
|
352 | 9ee6e8bb | pbrook | Note the M in older cores (eg. ARM7TDMI) stands for Multiply. These are
|
353 | 9ee6e8bb | pbrook | conventional cores (ie. Application or Realtime profile). */
|
354 | 9ee6e8bb | pbrook | |
355 | 9ee6e8bb | pbrook | #define IS_M(env) arm_feature(env, ARM_FEATURE_M)
|
356 | 9ee6e8bb | pbrook | #define ARM_CPUID(env) (env->cp15.c0_cpuid)
|
357 | 9ee6e8bb | pbrook | |
358 | 9ee6e8bb | pbrook | #define ARM_CPUID_ARM1026 0x4106a262 |
359 | 9ee6e8bb | pbrook | #define ARM_CPUID_ARM926 0x41069265 |
360 | 9ee6e8bb | pbrook | #define ARM_CPUID_ARM946 0x41059461 |
361 | 9ee6e8bb | pbrook | #define ARM_CPUID_TI915T 0x54029152 |
362 | 9ee6e8bb | pbrook | #define ARM_CPUID_TI925T 0x54029252 |
363 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA250 0x69052100 |
364 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA255 0x69052d00 |
365 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA260 0x69052903 |
366 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA261 0x69052d05 |
367 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA262 0x69052d06 |
368 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA270 0x69054110 |
369 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA270_A0 0x69054110 |
370 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA270_A1 0x69054111 |
371 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA270_B0 0x69054112 |
372 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA270_B1 0x69054113 |
373 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA270_C0 0x69054114 |
374 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA270_C5 0x69054117 |
375 | 9ee6e8bb | pbrook | #define ARM_CPUID_ARM1136 0x4117b363 |
376 | 827df9f3 | balrog | #define ARM_CPUID_ARM1136_R2 0x4107b362 |
377 | 9ee6e8bb | pbrook | #define ARM_CPUID_ARM11MPCORE 0x410fb022 |
378 | 9ee6e8bb | pbrook | #define ARM_CPUID_CORTEXA8 0x410fc080 |
379 | 9ee6e8bb | pbrook | #define ARM_CPUID_CORTEXM3 0x410fc231 |
380 | 9ee6e8bb | pbrook | #define ARM_CPUID_ANY 0xffffffff |
381 | 40f137e1 | pbrook | |
382 | b5ff1b31 | bellard | #if defined(CONFIG_USER_ONLY)
|
383 | 2c0262af | bellard | #define TARGET_PAGE_BITS 12 |
384 | b5ff1b31 | bellard | #else
|
385 | b5ff1b31 | bellard | /* The ARM MMU allows 1k pages. */
|
386 | b5ff1b31 | bellard | /* ??? Linux doesn't actually use these, and they're deprecated in recent
|
387 | 82d17978 | balrog | architecture revisions. Maybe a configure option to disable them. */
|
388 | b5ff1b31 | bellard | #define TARGET_PAGE_BITS 10 |
389 | b5ff1b31 | bellard | #endif
|
390 | 9467d44c | ths | |
391 | 9467d44c | ths | #define CPUState CPUARMState
|
392 | 9467d44c | ths | #define cpu_init cpu_arm_init
|
393 | 9467d44c | ths | #define cpu_exec cpu_arm_exec
|
394 | 9467d44c | ths | #define cpu_gen_code cpu_arm_gen_code
|
395 | 9467d44c | ths | #define cpu_signal_handler cpu_arm_signal_handler
|
396 | c732abe2 | j_mayer | #define cpu_list arm_cpu_list
|
397 | 9467d44c | ths | |
398 | 9ee6e8bb | pbrook | #define ARM_CPU_SAVE_VERSION 1 |
399 | 9ee6e8bb | pbrook | |
400 | 6ebbf390 | j_mayer | /* MMU modes definitions */
|
401 | 6ebbf390 | j_mayer | #define MMU_MODE0_SUFFIX _kernel
|
402 | 6ebbf390 | j_mayer | #define MMU_MODE1_SUFFIX _user
|
403 | 6ebbf390 | j_mayer | #define MMU_USER_IDX 1 |
404 | 6ebbf390 | j_mayer | static inline int cpu_mmu_index (CPUState *env) |
405 | 6ebbf390 | j_mayer | { |
406 | 6ebbf390 | j_mayer | return (env->uncached_cpsr & CPSR_M) == ARM_CPU_MODE_USR ? 1 : 0; |
407 | 6ebbf390 | j_mayer | } |
408 | 6ebbf390 | j_mayer | |
409 | 2c0262af | bellard | #include "cpu-all.h" |
410 | 2c0262af | bellard | |
411 | 2c0262af | bellard | #endif |