Archipelago » qemu

/*

 *  MIPS32 emulation for qemu: main translation routines.

 * 

 *  Copyright (c) 2004-2005 Jocelyn Mayer

 *  Copyright (c) 2006 Marius Groeger (FPU operations)

 *

 * This library is free software; you can redistribute it and/or

 * modify it under the terms of the GNU Lesser General Public

 * License as published by the Free Software Foundation; either

 * version 2 of the License, or (at your option) any later version.

 *

 * This library is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU

 * Lesser General Public License for more details.

 *

 * You should have received a copy of the GNU Lesser General Public

 * License along with this library; if not, write to the Free Software

 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA

 */

#include <stdarg.h>

#include <stdlib.h>

#include <stdio.h>

#include <string.h>

#include <inttypes.h>

#include "cpu.h"

#include "exec-all.h"

#include "disas.h"

//#define MIPS_DEBUG_DISAS

//#define MIPS_SINGLE_STEP

#ifdef USE_DIRECT_JUMP

#define TBPARAM(x)

#else

#define TBPARAM(x) (long)(x)

#endif

enum {

#define DEF(s, n, copy_size) INDEX_op_ ## s,

#include "opc.h"

#undef DEF

    NB_OPS,

};

static uint16_t *gen_opc_ptr;

static uint32_t *gen_opparam_ptr;

#include "gen-op.h"

/* MIPS opcodes */

#define EXT_SPECIAL  0x100

#define EXT_SPECIAL2 0x200

#define EXT_REGIMM   0x300

#define EXT_CP0      0x400

#define EXT_CP1      0x500

#define EXT_CP2      0x600

#define EXT_CP3      0x700

enum {

    /* indirect opcode tables */

    OPC_SPECIAL  = 0x00,

    OPC_BREGIMM  = 0x01,

    OPC_CP0      = 0x10,

    OPC_CP1      = 0x11,

    OPC_CP2      = 0x12,

    OPC_CP3      = 0x13,

    OPC_SPECIAL2 = 0x1C,

    /* arithmetic with immediate */

    OPC_ADDI     = 0x08,

    OPC_ADDIU    = 0x09,

    OPC_SLTI     = 0x0A,

    OPC_SLTIU    = 0x0B,

    OPC_ANDI     = 0x0C,

    OPC_ORI      = 0x0D,

    OPC_XORI     = 0x0E,

    OPC_LUI      = 0x0F,

    /* Jump and branches */

    OPC_J        = 0x02,

    OPC_JAL      = 0x03,

    OPC_BEQ      = 0x04,  /* Unconditional if rs = rt = 0 (B) */

    OPC_BEQL     = 0x14,

    OPC_BNE      = 0x05,

    OPC_BNEL     = 0x15,

    OPC_BLEZ     = 0x06,

    OPC_BLEZL    = 0x16,

    OPC_BGTZ     = 0x07,

    OPC_BGTZL    = 0x17,

    OPC_JALX     = 0x1D,  /* MIPS 16 only */

    /* Load and stores */

    OPC_LB       = 0x20,

    OPC_LH       = 0x21,

    OPC_LWL      = 0x22,

    OPC_LW       = 0x23,

    OPC_LBU      = 0x24,

    OPC_LHU      = 0x25,

    OPC_LWR      = 0x26,

    OPC_SB       = 0x28,

    OPC_SH       = 0x29,

    OPC_SWL      = 0x2A,

    OPC_SW       = 0x2B,

    OPC_SWR      = 0x2E,

    OPC_LL       = 0x30,

    OPC_SC       = 0x38,

    /* Floating point load/store */

    OPC_LWC1     = 0x31,

    OPC_LWC2     = 0x32,

    OPC_LDC1     = 0x35,

    OPC_LDC2     = 0x36,

    OPC_SWC1     = 0x39,

    OPC_SWC2     = 0x3A,

    OPC_SDC1     = 0x3D,

    OPC_SDC2     = 0x3E,

    /* Cache and prefetch */

    OPC_CACHE    = 0x2F,

    OPC_PREF     = 0x33,

};

/* MIPS special opcodes */

enum {

    /* Shifts */

    OPC_SLL      = 0x00 | EXT_SPECIAL,

    /* NOP is SLL r0, r0, 0   */

    /* SSNOP is SLL r0, r0, 1 */

    OPC_SRL      = 0x02 | EXT_SPECIAL,

    OPC_SRA      = 0x03 | EXT_SPECIAL,

    OPC_SLLV     = 0x04 | EXT_SPECIAL,

    OPC_SRLV     = 0x06 | EXT_SPECIAL,

    OPC_SRAV     = 0x07 | EXT_SPECIAL,

    /* Multiplication / division */

    OPC_MULT     = 0x18 | EXT_SPECIAL,

    OPC_MULTU    = 0x19 | EXT_SPECIAL,

    OPC_DIV      = 0x1A | EXT_SPECIAL,

    OPC_DIVU     = 0x1B | EXT_SPECIAL,

    /* 2 registers arithmetic / logic */

    OPC_ADD      = 0x20 | EXT_SPECIAL,

    OPC_ADDU     = 0x21 | EXT_SPECIAL,

    OPC_SUB      = 0x22 | EXT_SPECIAL,

    OPC_SUBU     = 0x23 | EXT_SPECIAL,

    OPC_AND      = 0x24 | EXT_SPECIAL,

    OPC_OR       = 0x25 | EXT_SPECIAL,

    OPC_XOR      = 0x26 | EXT_SPECIAL,

    OPC_NOR      = 0x27 | EXT_SPECIAL,

    OPC_SLT      = 0x2A | EXT_SPECIAL,

    OPC_SLTU     = 0x2B | EXT_SPECIAL,

    /* Jumps */

    OPC_JR       = 0x08 | EXT_SPECIAL,

    OPC_JALR     = 0x09 | EXT_SPECIAL,

    /* Traps */

    OPC_TGE      = 0x30 | EXT_SPECIAL,

    OPC_TGEU     = 0x31 | EXT_SPECIAL,

    OPC_TLT      = 0x32 | EXT_SPECIAL,

    OPC_TLTU     = 0x33 | EXT_SPECIAL,

    OPC_TEQ      = 0x34 | EXT_SPECIAL,

    OPC_TNE      = 0x36 | EXT_SPECIAL,

    /* HI / LO registers load & stores */

    OPC_MFHI     = 0x10 | EXT_SPECIAL,

    OPC_MTHI     = 0x11 | EXT_SPECIAL,

    OPC_MFLO     = 0x12 | EXT_SPECIAL,

    OPC_MTLO     = 0x13 | EXT_SPECIAL,

    /* Conditional moves */

    OPC_MOVZ     = 0x0A | EXT_SPECIAL,

    OPC_MOVN     = 0x0B | EXT_SPECIAL,

    OPC_MOVCI    = 0x01 | EXT_SPECIAL,

    /* Special */

    OPC_PMON     = 0x05 | EXT_SPECIAL,

    OPC_SYSCALL  = 0x0C | EXT_SPECIAL,

    OPC_BREAK    = 0x0D | EXT_SPECIAL,

    OPC_SYNC     = 0x0F | EXT_SPECIAL,

};

enum {

    /* Mutiply & xxx operations */

    OPC_MADD     = 0x00 | EXT_SPECIAL2,

    OPC_MADDU    = 0x01 | EXT_SPECIAL2,

    OPC_MUL      = 0x02 | EXT_SPECIAL2,

    OPC_MSUB     = 0x04 | EXT_SPECIAL2,

    OPC_MSUBU    = 0x05 | EXT_SPECIAL2,

    /* Misc */

    OPC_CLZ      = 0x20 | EXT_SPECIAL2,

    OPC_CLO      = 0x21 | EXT_SPECIAL2,

    /* Special */

    OPC_SDBBP    = 0x3F | EXT_SPECIAL2,

};

/* Branch REGIMM */

enum {

    OPC_BLTZ     = 0x00 | EXT_REGIMM,

    OPC_BLTZL    = 0x02 | EXT_REGIMM,

    OPC_BGEZ     = 0x01 | EXT_REGIMM,

    OPC_BGEZL    = 0x03 | EXT_REGIMM,

    OPC_BLTZAL   = 0x10 | EXT_REGIMM,

    OPC_BLTZALL  = 0x12 | EXT_REGIMM,

    OPC_BGEZAL   = 0x11 | EXT_REGIMM,

    OPC_BGEZALL  = 0x13 | EXT_REGIMM,

    OPC_TGEI     = 0x08 | EXT_REGIMM,

    OPC_TGEIU    = 0x09 | EXT_REGIMM,

    OPC_TLTI     = 0x0A | EXT_REGIMM,

    OPC_TLTIU    = 0x0B | EXT_REGIMM,

    OPC_TEQI     = 0x0C | EXT_REGIMM,

    OPC_TNEI     = 0x0E | EXT_REGIMM,

};

enum {

    /* Coprocessor 0 (MMU) */

    OPC_MFC0     = 0x00 | EXT_CP0,

    OPC_MTC0     = 0x04 | EXT_CP0,

    OPC_TLBR     = 0x01 | EXT_CP0,

    OPC_TLBWI    = 0x02 | EXT_CP0,

    OPC_TLBWR    = 0x06 | EXT_CP0,

    OPC_TLBP     = 0x08 | EXT_CP0,

    OPC_ERET     = 0x18 | EXT_CP0,

    OPC_DERET    = 0x1F | EXT_CP0,

    OPC_WAIT     = 0x20 | EXT_CP0,

};

#ifdef MIPS_USES_FPU

enum {

    /* Coprocessor 1 (FPU) */

    OPC_MFC1     = 0x00 | EXT_CP1,

    OPC_MTC1     = 0x04 | EXT_CP1,

    OPC_CFC1     = 0x02 | EXT_CP1,

    OPC_CTC1     = 0x06 | EXT_CP1,

};

#endif

const unsigned char *regnames[] =

    { "r0", "at", "v0", "v1", "a0", "a1", "a2", "a3",

      "t0", "t1", "t2", "t3", "t4", "t5", "t6", "t7",

      "s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7",

      "t8", "t9", "k0", "k1", "gp", "sp", "s8", "ra", };

/* Warning: no function for r0 register (hard wired to zero) */

#define GEN32(func, NAME) \

static GenOpFunc *NAME ## _table [32] = {                                     \

NULL,       NAME ## 1, NAME ## 2, NAME ## 3,                                  \

NAME ## 4,  NAME ## 5, NAME ## 6, NAME ## 7,                                  \

NAME ## 8,  NAME ## 9, NAME ## 10, NAME ## 11,                                \

NAME ## 12, NAME ## 13, NAME ## 14, NAME ## 15,                               \

NAME ## 16, NAME ## 17, NAME ## 18, NAME ## 19,                               \

NAME ## 20, NAME ## 21, NAME ## 22, NAME ## 23,                               \

NAME ## 24, NAME ## 25, NAME ## 26, NAME ## 27,                               \

NAME ## 28, NAME ## 29, NAME ## 30, NAME ## 31,                               \

};                                                                            \

static inline void func(int n)                                                \

{                                                                             \

    NAME ## _table[n]();                                                      \

}

/* General purpose registers moves */

GEN32(gen_op_load_gpr_T0, gen_op_load_gpr_T0_gpr);

GEN32(gen_op_load_gpr_T1, gen_op_load_gpr_T1_gpr);

GEN32(gen_op_load_gpr_T2, gen_op_load_gpr_T2_gpr);

GEN32(gen_op_store_T0_gpr, gen_op_store_T0_gpr_gpr);

GEN32(gen_op_store_T1_gpr, gen_op_store_T1_gpr_gpr);

#ifdef MIPS_USES_FPU

const unsigned char *fregnames[] =

    { "f0",  "f1",  "f2",  "f3",  "f4",  "f5",  "f6",  "f7",

      "f8",  "f9",  "f10", "f11", "f12", "f13", "f14", "f15",

      "f16", "f17", "f18", "f19", "f20", "f21", "f22", "f23",

      "f24", "f25", "f26", "f27", "f28", "f29", "f30", "f31", };

# define SFGEN32(func, NAME) \

static GenOpFunc *NAME ## _table [32] = {                                     \

NAME ## 0,  NAME ## 1,  NAME ## 2,  NAME ## 3,                                \

NAME ## 4,  NAME ## 5,  NAME ## 6,  NAME ## 7,                                \

NAME ## 8,  NAME ## 9,  NAME ## 10, NAME ## 11,                               \

NAME ## 12, NAME ## 13, NAME ## 14, NAME ## 15,                               \

NAME ## 16, NAME ## 17, NAME ## 18, NAME ## 19,                               \

NAME ## 20, NAME ## 21, NAME ## 22, NAME ## 23,                               \

NAME ## 24, NAME ## 25, NAME ## 26, NAME ## 27,                               \

NAME ## 28, NAME ## 29, NAME ## 30, NAME ## 31,                               \

};                                                                            \

static inline void func(int n)                                                \

{                                                                             \

    NAME ## _table[n]();                                                      \

}

# define DFGEN32(func, NAME) \

static GenOpFunc *NAME ## _table [32] = {                                     \

NAME ## 0,  0, NAME ## 2,  0,                                                 \

NAME ## 4,  0, NAME ## 6,  0,                                                 \

NAME ## 8,  0, NAME ## 10, 0,                                                 \

NAME ## 12, 0, NAME ## 14, 0,                                                 \

NAME ## 16, 0, NAME ## 18, 0,                                                 \

NAME ## 20, 0, NAME ## 22, 0,                                                 \

NAME ## 24, 0, NAME ## 26, 0,                                                 \

NAME ## 28, 0, NAME ## 30, 0,                                                 \

};                                                                            \

static inline void func(int n)                                                \

{                                                                             \

    NAME ## _table[n]();                                                      \

}

SFGEN32(gen_op_load_fpr_WT0,  gen_op_load_fpr_WT0_fpr);

SFGEN32(gen_op_store_fpr_WT0, gen_op_store_fpr_WT0_fpr);

SFGEN32(gen_op_load_fpr_WT1,  gen_op_load_fpr_WT1_fpr);

SFGEN32(gen_op_store_fpr_WT1, gen_op_store_fpr_WT1_fpr);

SFGEN32(gen_op_load_fpr_WT2,  gen_op_load_fpr_WT2_fpr);

SFGEN32(gen_op_store_fpr_WT2, gen_op_store_fpr_WT2_fpr);

DFGEN32(gen_op_load_fpr_DT0,  gen_op_load_fpr_DT0_fpr);

DFGEN32(gen_op_store_fpr_DT0, gen_op_store_fpr_DT0_fpr);

DFGEN32(gen_op_load_fpr_DT1,  gen_op_load_fpr_DT1_fpr);

DFGEN32(gen_op_store_fpr_DT1, gen_op_store_fpr_DT1_fpr);

DFGEN32(gen_op_load_fpr_DT2,  gen_op_load_fpr_DT2_fpr);

DFGEN32(gen_op_store_fpr_DT2, gen_op_store_fpr_DT2_fpr);

#define FOP_CONDS(fmt) \

static GenOpFunc * cond_ ## fmt ## _table[16] = {                       \

    gen_op_cmp_ ## fmt ## _f,                                           \

    gen_op_cmp_ ## fmt ## _un,                                          \

    gen_op_cmp_ ## fmt ## _eq,                                          \

    gen_op_cmp_ ## fmt ## _ueq,                                         \

    gen_op_cmp_ ## fmt ## _olt,                                         \

    gen_op_cmp_ ## fmt ## _ult,                                         \

    gen_op_cmp_ ## fmt ## _ole,                                         \

    gen_op_cmp_ ## fmt ## _ule,                                         \

    gen_op_cmp_ ## fmt ## _sf,                                          \

    gen_op_cmp_ ## fmt ## _ngle,                                        \

    gen_op_cmp_ ## fmt ## _seq,                                         \

    gen_op_cmp_ ## fmt ## _ngl,                                         \

    gen_op_cmp_ ## fmt ## _lt,                                          \

    gen_op_cmp_ ## fmt ## _nge,                                         \

    gen_op_cmp_ ## fmt ## _le,                                          \

    gen_op_cmp_ ## fmt ## _ngt,                                         \

};                                                                      \

static inline void gen_cmp_ ## fmt(int n)                               \

{                                                                       \

    cond_ ## fmt ## _table[n]();                                        \

}

FOP_CONDS(d)

FOP_CONDS(s)

#endif

typedef struct DisasContext {

    struct TranslationBlock *tb;

    target_ulong pc, saved_pc;

    uint32_t opcode;

    /* Routine used to access memory */

    int mem_idx;

    uint32_t hflags, saved_hflags;

    uint32_t CP0_Status;

    int bstate;

    target_ulong btarget;

} DisasContext;

enum {

    BS_NONE     = 0, /* We go out of the TB without reaching a branch or an

                      * exception condition

                      */

    BS_STOP     = 1, /* We want to stop translation for any reason */

    BS_BRANCH   = 2, /* We reached a branch condition     */

    BS_EXCP     = 3, /* We reached an exception condition */

};

#if defined MIPS_DEBUG_DISAS

#define MIPS_DEBUG(fmt, args...)                                              \

do {                                                                          \

    if (loglevel & CPU_LOG_TB_IN_ASM) {                                       \

        fprintf(logfile, "%08x: %08x " fmt "\n",                              \

                ctx->pc, ctx->opcode , ##args);                               \

    }                                                                         \

} while (0)

#else

#define MIPS_DEBUG(fmt, args...) do { } while(0)

#endif

#define MIPS_INVAL(op)                                                        \

do {                                                                          \

    MIPS_DEBUG("Invalid %s %03x %03x %03x", op, ctx->opcode >> 26,            \

               ctx->opcode & 0x3F, ((ctx->opcode >> 16) & 0x1F));             \

} while (0)

#define GEN_LOAD_REG_TN(Tn, Rn)                                               \

do {                                                                          \

    if (Rn == 0) {                                                            \

        glue(gen_op_reset_, Tn)();                                            \

    } else {                                                                  \

        glue(gen_op_load_gpr_, Tn)(Rn);                                       \

    }                                                                         \

} while (0)

#define GEN_LOAD_IMM_TN(Tn, Imm)                                              \

do {                                                                          \

    if (Imm == 0) {                                                           \

        glue(gen_op_reset_, Tn)();                                            \

    } else {                                                                  \

        glue(gen_op_set_, Tn)(Imm);                                           \

    }                                                                         \

} while (0)

#define GEN_STORE_TN_REG(Rn, Tn)                                              \

do {                                                                          \

    if (Rn != 0) {                                                            \

        glue(glue(gen_op_store_, Tn),_gpr)(Rn);                               \

    }                                                                         \

} while (0)

#ifdef MIPS_USES_FPU

# define GEN_LOAD_FREG_FTN(FTn, Fn)                                           \

do {                                                                          \

    glue(gen_op_load_fpr_, FTn)(Fn);                                          \

} while (0)

#define GEN_STORE_FTN_FREG(Fn, FTn)                                           \

do {                                                                          \

    glue(gen_op_store_fpr_, FTn)(Fn);                                         \

} while (0)

#endif

static inline void save_cpu_state (DisasContext *ctx, int do_save_pc)

{

#if defined MIPS_DEBUG_DISAS

    if (loglevel & CPU_LOG_TB_IN_ASM) {

            fprintf(logfile, "hflags %08x saved %08x\n",

                    ctx->hflags, ctx->saved_hflags);

    }

#endif

    if (do_save_pc && ctx->pc != ctx->saved_pc) {

        gen_op_save_pc(ctx->pc);

        ctx->saved_pc = ctx->pc;

    }

    if (ctx->hflags != ctx->saved_hflags) {

        gen_op_save_state(ctx->hflags);

        ctx->saved_hflags = ctx->hflags;

        if (ctx->hflags & MIPS_HFLAG_BR) {

            gen_op_save_breg_target();

        } else if (ctx->hflags & MIPS_HFLAG_B) {

            gen_op_save_btarget(ctx->btarget);

        } else if (ctx->hflags & MIPS_HFLAG_BMASK) {

            gen_op_save_bcond();

            gen_op_save_btarget(ctx->btarget);

        }

    }

}

static inline void generate_exception_err (DisasContext *ctx, int excp, int err)

{

#if defined MIPS_DEBUG_DISAS

    if (loglevel & CPU_LOG_TB_IN_ASM)

            fprintf(logfile, "%s: raise exception %d\n", __func__, excp);

#endif

    save_cpu_state(ctx, 1);

    if (err == 0)

        gen_op_raise_exception(excp);

    else

        gen_op_raise_exception_err(excp, err);

    ctx->bstate = BS_EXCP;

}

static inline void generate_exception (DisasContext *ctx, int excp)

{

    generate_exception_err (ctx, excp, 0);

}

#if defined(CONFIG_USER_ONLY)

#define op_ldst(name)        gen_op_##name##_raw()

#define OP_LD_TABLE(width)

#define OP_ST_TABLE(width)

#else

#define op_ldst(name)        (*gen_op_##name[ctx->mem_idx])()

#define OP_LD_TABLE(width)                                                    \

static GenOpFunc *gen_op_l##width[] = {                                       \

    &gen_op_l##width##_user,                                                  \

    &gen_op_l##width##_kernel,                                                \

}

#define OP_ST_TABLE(width)                                                    \

static GenOpFunc *gen_op_s##width[] = {                                       \

    &gen_op_s##width##_user,                                                  \

    &gen_op_s##width##_kernel,                                                \

}

#endif

#ifdef TARGET_MIPS64

OP_LD_TABLE(d);

OP_LD_TABLE(dl);

OP_LD_TABLE(dr);

OP_ST_TABLE(d);

OP_ST_TABLE(dl);

OP_ST_TABLE(dr);

#endif

OP_LD_TABLE(w);

OP_LD_TABLE(wl);

OP_LD_TABLE(wr);

OP_ST_TABLE(w);

OP_ST_TABLE(wl);

OP_ST_TABLE(wr);

OP_LD_TABLE(h);

OP_LD_TABLE(hu);

OP_ST_TABLE(h);

OP_LD_TABLE(b);

OP_LD_TABLE(bu);

OP_ST_TABLE(b);

OP_LD_TABLE(l);

OP_ST_TABLE(c);

#ifdef MIPS_USES_FPU

OP_LD_TABLE(wc1);

OP_ST_TABLE(wc1);

OP_LD_TABLE(dc1);

OP_ST_TABLE(dc1);

#endif

/* Load and store */

static void gen_ldst (DisasContext *ctx, uint16_t opc, int rt,

                      int base, int16_t offset)

{

    const unsigned char *opn = "unk";

    if (base == 0) {

        GEN_LOAD_IMM_TN(T0, offset);

    } else if (offset == 0) {

        gen_op_load_gpr_T0(base);

    } else {

        gen_op_load_gpr_T0(base);

        gen_op_set_T1(offset);

        gen_op_add();

    }

    /* Don't do NOP if destination is zero: we must perform the actual

     * memory access

     */

    switch (opc) {

#if defined(TARGET_MIPS64)

    case OPC_LD:

#if defined (MIPS_HAS_UNALIGNED_LS)

    case OPC_ULD:

#endif

        op_ldst(ld);

        GEN_STORE_TN_REG(rt, T0);

        opn = "ld";

        break;

    case OPC_SD:

#if defined (MIPS_HAS_UNALIGNED_LS)

    case OPC_USD:

#endif

        GEN_LOAD_REG_TN(T1, rt);

        op_ldst(sd);

        opn = "sd";

        break;

    case OPC_LDL:

        op_ldst(ldl);

        GEN_STORE_TN_REG(rt, T0);

        opn = "ldl";

        break;

    case OPC_SDL:

        GEN_LOAD_REG_TN(T1, rt);

        op_ldst(sdl);

        opn = "sdl";

        break;

    case OPC_LDR:

        op_ldst(ldr);

        GEN_STORE_TN_REG(rt, T0);

        opn = "ldr";

        break;

    case OPC_SDR:

        GEN_LOAD_REG_TN(T1, rt);

        op_ldst(sdr);

        opn = "sdr";

        break;

#endif

    case OPC_LW:

#if defined (MIPS_HAS_UNALIGNED_LS)

    case OPC_ULW:

#endif

        op_ldst(lw);

        GEN_STORE_TN_REG(rt, T0);

        opn = "lw";

        break;

    case OPC_SW:

#if defined (MIPS_HAS_UNALIGNED_LS)

    case OPC_USW:

#endif

        GEN_LOAD_REG_TN(T1, rt);

        op_ldst(sw);

        opn = "sw";

        break;

    case OPC_LH:

#if defined (MIPS_HAS_UNALIGNED_LS)

    case OPC_ULH:

#endif

        op_ldst(lh);

        GEN_STORE_TN_REG(rt, T0);

        opn = "lh";

        break;

    case OPC_SH:

#if defined (MIPS_HAS_UNALIGNED_LS)

    case OPC_USH:

#endif

        GEN_LOAD_REG_TN(T1, rt);

        op_ldst(sh);

        opn = "sh";

        break;

    case OPC_LHU:

#if defined (MIPS_HAS_UNALIGNED_LS)

    case OPC_ULHU:

#endif

        op_ldst(lhu);

        GEN_STORE_TN_REG(rt, T0);

        opn = "lhu";

        break;

    case OPC_LB:

        op_ldst(lb);

        GEN_STORE_TN_REG(rt, T0);

        opn = "lb";

        break;

    case OPC_SB:

        GEN_LOAD_REG_TN(T1, rt);

        op_ldst(sb);

        opn = "sb";

        break;

    case OPC_LBU:

        op_ldst(lbu);

        GEN_STORE_TN_REG(rt, T0);

        opn = "lbu";

        break;

    case OPC_LWL:

        GEN_LOAD_REG_TN(T1, rt);

        op_ldst(lwl);

        GEN_STORE_TN_REG(rt, T0);

        opn = "lwl";

        break;

    case OPC_SWL:

        GEN_LOAD_REG_TN(T1, rt);

        op_ldst(swl);

        opn = "swr";

        break;

    case OPC_LWR:

        GEN_LOAD_REG_TN(T1, rt);

        op_ldst(lwr);

        GEN_STORE_TN_REG(rt, T0);

        opn = "lwr";

        break;

    case OPC_SWR:

        GEN_LOAD_REG_TN(T1, rt);

        op_ldst(swr);

        opn = "swr";

        break;

    case OPC_LL:

        op_ldst(ll);

        GEN_STORE_TN_REG(rt, T0);

        opn = "ll";

        break;

    case OPC_SC:

        GEN_LOAD_REG_TN(T1, rt);

        op_ldst(sc);

        GEN_STORE_TN_REG(rt, T0);

        opn = "sc";

        break;

    default:

        MIPS_INVAL("load/store");

        generate_exception(ctx, EXCP_RI);

        return;

    }

    MIPS_DEBUG("%s %s, %d(%s)", opn, regnames[rt], offset, regnames[base]);

}

#ifdef MIPS_USES_FPU

/* Load and store */

static void gen_flt_ldst (DisasContext *ctx, uint16_t opc, int ft,

                      int base, int16_t offset)

{

    const unsigned char *opn = "unk";

    if (base == 0) {

        GEN_LOAD_IMM_TN(T0, offset);

    } else if (offset == 0) {

        gen_op_load_gpr_T0(base);

    } else {

        gen_op_load_gpr_T0(base);

        gen_op_set_T1(offset);

        gen_op_add();

    }

    /* Don't do NOP if destination is zero: we must perform the actual

     * memory access

     */

    switch (opc) {

    case OPC_LWC1:

        op_ldst(lwc1);

        GEN_STORE_FTN_FREG(ft, WT0);

        opn = "lwc1";

        break;

    case OPC_SWC1:

        GEN_LOAD_FREG_FTN(WT0, ft);

        op_ldst(swc1);

        opn = "swc1";

        break;

    case OPC_LDC1:

        op_ldst(ldc1);

        GEN_STORE_FTN_FREG(ft, DT0);

        opn = "ldc1";

        break;

    case OPC_SDC1:

        GEN_LOAD_FREG_FTN(DT0, ft);

        op_ldst(sdc1);

        opn = "sdc1";

        break;

    default:

        MIPS_INVAL("float load/store");

        generate_exception(ctx, EXCP_CpU);

        return;

    }

    MIPS_DEBUG("%s %s, %d(%s)", opn, fregnames[ft], offset, regnames[base]);

}

#endif

/* Arithmetic with immediate operand */

static void gen_arith_imm (DisasContext *ctx, uint16_t opc, int rt,

                           int rs, int16_t imm)

{

    uint32_t uimm;

    const unsigned char *opn = "unk";

    if (rt == 0 && opc != OPC_ADDI) {

        /* if no destination, treat it as a NOP 

         * For addi, we must generate the overflow exception when needed.

         */

        MIPS_DEBUG("NOP");

        return;

    }

    if (opc == OPC_ADDI || opc == OPC_ADDIU ||

        opc == OPC_SLTI || opc == OPC_SLTIU)

        uimm = (int32_t)imm; /* Sign extent to 32 bits */

    else

        uimm = (uint16_t)imm;

    if (opc != OPC_LUI) {

        GEN_LOAD_REG_TN(T0, rs);

        GEN_LOAD_IMM_TN(T1, uimm);

    } else {

        uimm = uimm << 16;

        GEN_LOAD_IMM_TN(T0, uimm);

    }

    switch (opc) {

    case OPC_ADDI:

        save_cpu_state(ctx, 1);

        gen_op_addo();

        opn = "addi";

        break;

    case OPC_ADDIU:

        gen_op_add();

        opn = "addiu";

        break;

    case OPC_SLTI:

        gen_op_lt();

        opn = "slti";

        break;

    case OPC_SLTIU:

        gen_op_ltu();

        opn = "sltiu";

        break;

    case OPC_ANDI:

        gen_op_and();

        opn = "andi";

        break;

    case OPC_ORI:

        gen_op_or();

        opn = "ori";

        break;

    case OPC_XORI:

        gen_op_xor();

        opn = "xori";

        break;

    case OPC_LUI:

        opn = "lui";

        break;

    case OPC_SLL:

        gen_op_sll();

        opn = "sll";

        break;

    case OPC_SRA:

        gen_op_sra();

        opn = "sra";

        break;

    case OPC_SRL:

        gen_op_srl();

        opn = "srl";

        break;

    default:

        MIPS_INVAL("imm arith");

        generate_exception(ctx, EXCP_RI);

        return;

    }

    GEN_STORE_TN_REG(rt, T0);

    MIPS_DEBUG("%s %s, %s, %x", opn, regnames[rt], regnames[rs], uimm);

}

/* Arithmetic */

static void gen_arith (DisasContext *ctx, uint16_t opc,

                       int rd, int rs, int rt)

{

    const unsigned char *opn = "unk";

    if (rd == 0 && opc != OPC_ADD && opc != OPC_SUB) {

        /* if no destination, treat it as a NOP 

         * For add & sub, we must generate the overflow exception when needed.

         */

        MIPS_DEBUG("NOP");

        return;

    }

    GEN_LOAD_REG_TN(T0, rs);

    GEN_LOAD_REG_TN(T1, rt);

    switch (opc) {

    case OPC_ADD:

        save_cpu_state(ctx, 1);

        gen_op_addo();

        opn = "add";

        break;

    case OPC_ADDU:

        gen_op_add();

        opn = "addu";

        break;

    case OPC_SUB: