Statistics
| Branch: | Revision:

root / arch_init.c @ 43ad7e3e

History | View | Annotate | Download (16 kB)

1 ad96090a Blue Swirl
/*
2 ad96090a Blue Swirl
 * QEMU System Emulator
3 ad96090a Blue Swirl
 *
4 ad96090a Blue Swirl
 * Copyright (c) 2003-2008 Fabrice Bellard
5 ad96090a Blue Swirl
 *
6 ad96090a Blue Swirl
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 ad96090a Blue Swirl
 * of this software and associated documentation files (the "Software"), to deal
8 ad96090a Blue Swirl
 * in the Software without restriction, including without limitation the rights
9 ad96090a Blue Swirl
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 ad96090a Blue Swirl
 * copies of the Software, and to permit persons to whom the Software is
11 ad96090a Blue Swirl
 * furnished to do so, subject to the following conditions:
12 ad96090a Blue Swirl
 *
13 ad96090a Blue Swirl
 * The above copyright notice and this permission notice shall be included in
14 ad96090a Blue Swirl
 * all copies or substantial portions of the Software.
15 ad96090a Blue Swirl
 *
16 ad96090a Blue Swirl
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 ad96090a Blue Swirl
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 ad96090a Blue Swirl
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 ad96090a Blue Swirl
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 ad96090a Blue Swirl
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 ad96090a Blue Swirl
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 ad96090a Blue Swirl
 * THE SOFTWARE.
23 ad96090a Blue Swirl
 */
24 ad96090a Blue Swirl
#include <stdint.h>
25 ad96090a Blue Swirl
#include <stdarg.h>
26 ad96090a Blue Swirl
#ifndef _WIN32
27 1c47cb16 Blue Swirl
#include <sys/types.h>
28 ad96090a Blue Swirl
#include <sys/mman.h>
29 ad96090a Blue Swirl
#endif
30 ad96090a Blue Swirl
#include "config.h"
31 ad96090a Blue Swirl
#include "monitor.h"
32 ad96090a Blue Swirl
#include "sysemu.h"
33 ad96090a Blue Swirl
#include "arch_init.h"
34 ad96090a Blue Swirl
#include "audio/audio.h"
35 ad96090a Blue Swirl
#include "hw/pc.h"
36 ad96090a Blue Swirl
#include "hw/pci.h"
37 ad96090a Blue Swirl
#include "hw/audiodev.h"
38 ad96090a Blue Swirl
#include "kvm.h"
39 ad96090a Blue Swirl
#include "migration.h"
40 ad96090a Blue Swirl
#include "net.h"
41 ad96090a Blue Swirl
#include "gdbstub.h"
42 ad96090a Blue Swirl
#include "hw/smbios.h"
43 ad96090a Blue Swirl
44 ad96090a Blue Swirl
#ifdef TARGET_SPARC
45 ad96090a Blue Swirl
int graphic_width = 1024;
46 ad96090a Blue Swirl
int graphic_height = 768;
47 ad96090a Blue Swirl
int graphic_depth = 8;
48 ad96090a Blue Swirl
#else
49 ad96090a Blue Swirl
int graphic_width = 800;
50 ad96090a Blue Swirl
int graphic_height = 600;
51 ad96090a Blue Swirl
int graphic_depth = 15;
52 ad96090a Blue Swirl
#endif
53 ad96090a Blue Swirl
54 ad96090a Blue Swirl
const char arch_config_name[] = CONFIG_QEMU_CONFDIR "/target-" TARGET_ARCH ".conf";
55 ad96090a Blue Swirl
56 ad96090a Blue Swirl
#if defined(TARGET_ALPHA)
57 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_ALPHA
58 ad96090a Blue Swirl
#elif defined(TARGET_ARM)
59 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_ARM
60 ad96090a Blue Swirl
#elif defined(TARGET_CRIS)
61 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_CRIS
62 ad96090a Blue Swirl
#elif defined(TARGET_I386)
63 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_I386
64 ad96090a Blue Swirl
#elif defined(TARGET_M68K)
65 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_M68K
66 ad96090a Blue Swirl
#elif defined(TARGET_MICROBLAZE)
67 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_MICROBLAZE
68 ad96090a Blue Swirl
#elif defined(TARGET_MIPS)
69 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_MIPS
70 ad96090a Blue Swirl
#elif defined(TARGET_PPC)
71 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_PPC
72 ad96090a Blue Swirl
#elif defined(TARGET_S390X)
73 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_S390X
74 ad96090a Blue Swirl
#elif defined(TARGET_SH4)
75 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_SH4
76 ad96090a Blue Swirl
#elif defined(TARGET_SPARC)
77 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_SPARC
78 ad96090a Blue Swirl
#endif
79 ad96090a Blue Swirl
80 ad96090a Blue Swirl
const uint32_t arch_type = QEMU_ARCH;
81 ad96090a Blue Swirl
82 ad96090a Blue Swirl
/***********************************************************/
83 ad96090a Blue Swirl
/* ram save/restore */
84 ad96090a Blue Swirl
85 d20878d2 Yoshiaki Tamura
#define RAM_SAVE_FLAG_FULL     0x01 /* Obsolete, not used anymore */
86 d20878d2 Yoshiaki Tamura
#define RAM_SAVE_FLAG_COMPRESS 0x02
87 d20878d2 Yoshiaki Tamura
#define RAM_SAVE_FLAG_MEM_SIZE 0x04
88 d20878d2 Yoshiaki Tamura
#define RAM_SAVE_FLAG_PAGE     0x08
89 d20878d2 Yoshiaki Tamura
#define RAM_SAVE_FLAG_EOS      0x10
90 d20878d2 Yoshiaki Tamura
#define RAM_SAVE_FLAG_CONTINUE 0x20
91 ad96090a Blue Swirl
92 ad96090a Blue Swirl
static int is_dup_page(uint8_t *page, uint8_t ch)
93 ad96090a Blue Swirl
{
94 ad96090a Blue Swirl
    uint32_t val = ch << 24 | ch << 16 | ch << 8 | ch;
95 ad96090a Blue Swirl
    uint32_t *array = (uint32_t *)page;
96 ad96090a Blue Swirl
    int i;
97 ad96090a Blue Swirl
98 ad96090a Blue Swirl
    for (i = 0; i < (TARGET_PAGE_SIZE / 4); i++) {
99 ad96090a Blue Swirl
        if (array[i] != val) {
100 ad96090a Blue Swirl
            return 0;
101 ad96090a Blue Swirl
        }
102 ad96090a Blue Swirl
    }
103 ad96090a Blue Swirl
104 ad96090a Blue Swirl
    return 1;
105 ad96090a Blue Swirl
}
106 ad96090a Blue Swirl
107 760e77ea Alex Williamson
static RAMBlock *last_block;
108 760e77ea Alex Williamson
static ram_addr_t last_offset;
109 760e77ea Alex Williamson
110 ad96090a Blue Swirl
static int ram_save_block(QEMUFile *f)
111 ad96090a Blue Swirl
{
112 e44359c3 Alex Williamson
    RAMBlock *block = last_block;
113 e44359c3 Alex Williamson
    ram_addr_t offset = last_offset;
114 e44359c3 Alex Williamson
    ram_addr_t current_addr;
115 3fc250b4 Pierre Riteau
    int bytes_sent = 0;
116 ad96090a Blue Swirl
117 e44359c3 Alex Williamson
    if (!block)
118 e44359c3 Alex Williamson
        block = QLIST_FIRST(&ram_list.blocks);
119 e44359c3 Alex Williamson
120 e44359c3 Alex Williamson
    current_addr = block->offset + offset;
121 e44359c3 Alex Williamson
122 e44359c3 Alex Williamson
    do {
123 ad96090a Blue Swirl
        if (cpu_physical_memory_get_dirty(current_addr, MIGRATION_DIRTY_FLAG)) {
124 ad96090a Blue Swirl
            uint8_t *p;
125 a55bbe31 Alex Williamson
            int cont = (block == last_block) ? RAM_SAVE_FLAG_CONTINUE : 0;
126 ad96090a Blue Swirl
127 ad96090a Blue Swirl
            cpu_physical_memory_reset_dirty(current_addr,
128 ad96090a Blue Swirl
                                            current_addr + TARGET_PAGE_SIZE,
129 ad96090a Blue Swirl
                                            MIGRATION_DIRTY_FLAG);
130 ad96090a Blue Swirl
131 97ab12d4 Alex Williamson
            p = block->host + offset;
132 ad96090a Blue Swirl
133 ad96090a Blue Swirl
            if (is_dup_page(p, *p)) {
134 a55bbe31 Alex Williamson
                qemu_put_be64(f, offset | cont | RAM_SAVE_FLAG_COMPRESS);
135 a55bbe31 Alex Williamson
                if (!cont) {
136 a55bbe31 Alex Williamson
                    qemu_put_byte(f, strlen(block->idstr));
137 a55bbe31 Alex Williamson
                    qemu_put_buffer(f, (uint8_t *)block->idstr,
138 a55bbe31 Alex Williamson
                                    strlen(block->idstr));
139 a55bbe31 Alex Williamson
                }
140 ad96090a Blue Swirl
                qemu_put_byte(f, *p);
141 3fc250b4 Pierre Riteau
                bytes_sent = 1;
142 ad96090a Blue Swirl
            } else {
143 a55bbe31 Alex Williamson
                qemu_put_be64(f, offset | cont | RAM_SAVE_FLAG_PAGE);
144 a55bbe31 Alex Williamson
                if (!cont) {
145 a55bbe31 Alex Williamson
                    qemu_put_byte(f, strlen(block->idstr));
146 a55bbe31 Alex Williamson
                    qemu_put_buffer(f, (uint8_t *)block->idstr,
147 a55bbe31 Alex Williamson
                                    strlen(block->idstr));
148 a55bbe31 Alex Williamson
                }
149 ad96090a Blue Swirl
                qemu_put_buffer(f, p, TARGET_PAGE_SIZE);
150 3fc250b4 Pierre Riteau
                bytes_sent = TARGET_PAGE_SIZE;
151 ad96090a Blue Swirl
            }
152 ad96090a Blue Swirl
153 ad96090a Blue Swirl
            break;
154 ad96090a Blue Swirl
        }
155 e44359c3 Alex Williamson
156 e44359c3 Alex Williamson
        offset += TARGET_PAGE_SIZE;
157 e44359c3 Alex Williamson
        if (offset >= block->length) {
158 e44359c3 Alex Williamson
            offset = 0;
159 e44359c3 Alex Williamson
            block = QLIST_NEXT(block, next);
160 e44359c3 Alex Williamson
            if (!block)
161 e44359c3 Alex Williamson
                block = QLIST_FIRST(&ram_list.blocks);
162 e44359c3 Alex Williamson
        }
163 e44359c3 Alex Williamson
164 e44359c3 Alex Williamson
        current_addr = block->offset + offset;
165 e44359c3 Alex Williamson
166 e44359c3 Alex Williamson
    } while (current_addr != last_block->offset + last_offset);
167 e44359c3 Alex Williamson
168 e44359c3 Alex Williamson
    last_block = block;
169 e44359c3 Alex Williamson
    last_offset = offset;
170 ad96090a Blue Swirl
171 3fc250b4 Pierre Riteau
    return bytes_sent;
172 ad96090a Blue Swirl
}
173 ad96090a Blue Swirl
174 ad96090a Blue Swirl
static uint64_t bytes_transferred;
175 ad96090a Blue Swirl
176 ad96090a Blue Swirl
static ram_addr_t ram_save_remaining(void)
177 ad96090a Blue Swirl
{
178 e44359c3 Alex Williamson
    RAMBlock *block;
179 ad96090a Blue Swirl
    ram_addr_t count = 0;
180 ad96090a Blue Swirl
181 e44359c3 Alex Williamson
    QLIST_FOREACH(block, &ram_list.blocks, next) {
182 e44359c3 Alex Williamson
        ram_addr_t addr;
183 e44359c3 Alex Williamson
        for (addr = block->offset; addr < block->offset + block->length;
184 e44359c3 Alex Williamson
             addr += TARGET_PAGE_SIZE) {
185 e44359c3 Alex Williamson
            if (cpu_physical_memory_get_dirty(addr, MIGRATION_DIRTY_FLAG)) {
186 e44359c3 Alex Williamson
                count++;
187 e44359c3 Alex Williamson
            }
188 ad96090a Blue Swirl
        }
189 ad96090a Blue Swirl
    }
190 ad96090a Blue Swirl
191 ad96090a Blue Swirl
    return count;
192 ad96090a Blue Swirl
}
193 ad96090a Blue Swirl
194 ad96090a Blue Swirl
uint64_t ram_bytes_remaining(void)
195 ad96090a Blue Swirl
{
196 ad96090a Blue Swirl
    return ram_save_remaining() * TARGET_PAGE_SIZE;
197 ad96090a Blue Swirl
}
198 ad96090a Blue Swirl
199 ad96090a Blue Swirl
uint64_t ram_bytes_transferred(void)
200 ad96090a Blue Swirl
{
201 ad96090a Blue Swirl
    return bytes_transferred;
202 ad96090a Blue Swirl
}
203 ad96090a Blue Swirl
204 ad96090a Blue Swirl
uint64_t ram_bytes_total(void)
205 ad96090a Blue Swirl
{
206 d17b5288 Alex Williamson
    RAMBlock *block;
207 d17b5288 Alex Williamson
    uint64_t total = 0;
208 d17b5288 Alex Williamson
209 d17b5288 Alex Williamson
    QLIST_FOREACH(block, &ram_list.blocks, next)
210 d17b5288 Alex Williamson
        total += block->length;
211 d17b5288 Alex Williamson
212 d17b5288 Alex Williamson
    return total;
213 ad96090a Blue Swirl
}
214 ad96090a Blue Swirl
215 ad96090a Blue Swirl
int ram_save_live(Monitor *mon, QEMUFile *f, int stage, void *opaque)
216 ad96090a Blue Swirl
{
217 ad96090a Blue Swirl
    ram_addr_t addr;
218 ad96090a Blue Swirl
    uint64_t bytes_transferred_last;
219 ad96090a Blue Swirl
    double bwidth = 0;
220 ad96090a Blue Swirl
    uint64_t expected_time = 0;
221 ad96090a Blue Swirl
222 ad96090a Blue Swirl
    if (stage < 0) {
223 ad96090a Blue Swirl
        cpu_physical_memory_set_dirty_tracking(0);
224 ad96090a Blue Swirl
        return 0;
225 ad96090a Blue Swirl
    }
226 ad96090a Blue Swirl
227 ad96090a Blue Swirl
    if (cpu_physical_sync_dirty_bitmap(0, TARGET_PHYS_ADDR_MAX) != 0) {
228 ad96090a Blue Swirl
        qemu_file_set_error(f);
229 ad96090a Blue Swirl
        return 0;
230 ad96090a Blue Swirl
    }
231 ad96090a Blue Swirl
232 ad96090a Blue Swirl
    if (stage == 1) {
233 97ab12d4 Alex Williamson
        RAMBlock *block;
234 ad96090a Blue Swirl
        bytes_transferred = 0;
235 760e77ea Alex Williamson
        last_block = NULL;
236 760e77ea Alex Williamson
        last_offset = 0;
237 ad96090a Blue Swirl
238 ad96090a Blue Swirl
        /* Make sure all dirty bits are set */
239 e44359c3 Alex Williamson
        QLIST_FOREACH(block, &ram_list.blocks, next) {
240 e44359c3 Alex Williamson
            for (addr = block->offset; addr < block->offset + block->length;
241 e44359c3 Alex Williamson
                 addr += TARGET_PAGE_SIZE) {
242 e44359c3 Alex Williamson
                if (!cpu_physical_memory_get_dirty(addr,
243 e44359c3 Alex Williamson
                                                   MIGRATION_DIRTY_FLAG)) {
244 e44359c3 Alex Williamson
                    cpu_physical_memory_set_dirty(addr);
245 e44359c3 Alex Williamson
                }
246 ad96090a Blue Swirl
            }
247 ad96090a Blue Swirl
        }
248 ad96090a Blue Swirl
249 ad96090a Blue Swirl
        /* Enable dirty memory tracking */
250 ad96090a Blue Swirl
        cpu_physical_memory_set_dirty_tracking(1);
251 ad96090a Blue Swirl
252 e44359c3 Alex Williamson
        qemu_put_be64(f, ram_bytes_total() | RAM_SAVE_FLAG_MEM_SIZE);
253 97ab12d4 Alex Williamson
254 97ab12d4 Alex Williamson
        QLIST_FOREACH(block, &ram_list.blocks, next) {
255 97ab12d4 Alex Williamson
            qemu_put_byte(f, strlen(block->idstr));
256 97ab12d4 Alex Williamson
            qemu_put_buffer(f, (uint8_t *)block->idstr, strlen(block->idstr));
257 97ab12d4 Alex Williamson
            qemu_put_be64(f, block->length);
258 97ab12d4 Alex Williamson
        }
259 ad96090a Blue Swirl
    }
260 ad96090a Blue Swirl
261 ad96090a Blue Swirl
    bytes_transferred_last = bytes_transferred;
262 ad96090a Blue Swirl
    bwidth = qemu_get_clock_ns(rt_clock);
263 ad96090a Blue Swirl
264 ad96090a Blue Swirl
    while (!qemu_file_rate_limit(f)) {
265 3fc250b4 Pierre Riteau
        int bytes_sent;
266 ad96090a Blue Swirl
267 3fc250b4 Pierre Riteau
        bytes_sent = ram_save_block(f);
268 3fc250b4 Pierre Riteau
        bytes_transferred += bytes_sent;
269 3fc250b4 Pierre Riteau
        if (bytes_sent == 0) { /* no more blocks */
270 ad96090a Blue Swirl
            break;
271 ad96090a Blue Swirl
        }
272 ad96090a Blue Swirl
    }
273 ad96090a Blue Swirl
274 ad96090a Blue Swirl
    bwidth = qemu_get_clock_ns(rt_clock) - bwidth;
275 ad96090a Blue Swirl
    bwidth = (bytes_transferred - bytes_transferred_last) / bwidth;
276 ad96090a Blue Swirl
277 ad96090a Blue Swirl
    /* if we haven't transferred anything this round, force expected_time to a
278 ad96090a Blue Swirl
     * a very high value, but without crashing */
279 ad96090a Blue Swirl
    if (bwidth == 0) {
280 ad96090a Blue Swirl
        bwidth = 0.000001;
281 ad96090a Blue Swirl
    }
282 ad96090a Blue Swirl
283 ad96090a Blue Swirl
    /* try transferring iterative blocks of memory */
284 ad96090a Blue Swirl
    if (stage == 3) {
285 3fc250b4 Pierre Riteau
        int bytes_sent;
286 3fc250b4 Pierre Riteau
287 ad96090a Blue Swirl
        /* flush all remaining blocks regardless of rate limiting */
288 3fc250b4 Pierre Riteau
        while ((bytes_sent = ram_save_block(f)) != 0) {
289 3fc250b4 Pierre Riteau
            bytes_transferred += bytes_sent;
290 ad96090a Blue Swirl
        }
291 ad96090a Blue Swirl
        cpu_physical_memory_set_dirty_tracking(0);
292 ad96090a Blue Swirl
    }
293 ad96090a Blue Swirl
294 ad96090a Blue Swirl
    qemu_put_be64(f, RAM_SAVE_FLAG_EOS);
295 ad96090a Blue Swirl
296 ad96090a Blue Swirl
    expected_time = ram_save_remaining() * TARGET_PAGE_SIZE / bwidth;
297 ad96090a Blue Swirl
298 ad96090a Blue Swirl
    return (stage == 2) && (expected_time <= migrate_max_downtime());
299 ad96090a Blue Swirl
}
300 ad96090a Blue Swirl
301 a55bbe31 Alex Williamson
static inline void *host_from_stream_offset(QEMUFile *f,
302 a55bbe31 Alex Williamson
                                            ram_addr_t offset,
303 a55bbe31 Alex Williamson
                                            int flags)
304 a55bbe31 Alex Williamson
{
305 a55bbe31 Alex Williamson
    static RAMBlock *block = NULL;
306 a55bbe31 Alex Williamson
    char id[256];
307 a55bbe31 Alex Williamson
    uint8_t len;
308 a55bbe31 Alex Williamson
309 a55bbe31 Alex Williamson
    if (flags & RAM_SAVE_FLAG_CONTINUE) {
310 a55bbe31 Alex Williamson
        if (!block) {
311 a55bbe31 Alex Williamson
            fprintf(stderr, "Ack, bad migration stream!\n");
312 a55bbe31 Alex Williamson
            return NULL;
313 a55bbe31 Alex Williamson
        }
314 a55bbe31 Alex Williamson
315 a55bbe31 Alex Williamson
        return block->host + offset;
316 a55bbe31 Alex Williamson
    }
317 a55bbe31 Alex Williamson
318 a55bbe31 Alex Williamson
    len = qemu_get_byte(f);
319 a55bbe31 Alex Williamson
    qemu_get_buffer(f, (uint8_t *)id, len);
320 a55bbe31 Alex Williamson
    id[len] = 0;
321 a55bbe31 Alex Williamson
322 a55bbe31 Alex Williamson
    QLIST_FOREACH(block, &ram_list.blocks, next) {
323 a55bbe31 Alex Williamson
        if (!strncmp(id, block->idstr, sizeof(id)))
324 a55bbe31 Alex Williamson
            return block->host + offset;
325 a55bbe31 Alex Williamson
    }
326 a55bbe31 Alex Williamson
327 a55bbe31 Alex Williamson
    fprintf(stderr, "Can't find block %s!\n", id);
328 a55bbe31 Alex Williamson
    return NULL;
329 a55bbe31 Alex Williamson
}
330 a55bbe31 Alex Williamson
331 ad96090a Blue Swirl
int ram_load(QEMUFile *f, void *opaque, int version_id)
332 ad96090a Blue Swirl
{
333 ad96090a Blue Swirl
    ram_addr_t addr;
334 ad96090a Blue Swirl
    int flags;
335 ad96090a Blue Swirl
336 97ab12d4 Alex Williamson
    if (version_id < 3 || version_id > 4) {
337 ad96090a Blue Swirl
        return -EINVAL;
338 ad96090a Blue Swirl
    }
339 ad96090a Blue Swirl
340 ad96090a Blue Swirl
    do {
341 ad96090a Blue Swirl
        addr = qemu_get_be64(f);
342 ad96090a Blue Swirl
343 ad96090a Blue Swirl
        flags = addr & ~TARGET_PAGE_MASK;
344 ad96090a Blue Swirl
        addr &= TARGET_PAGE_MASK;
345 ad96090a Blue Swirl
346 ad96090a Blue Swirl
        if (flags & RAM_SAVE_FLAG_MEM_SIZE) {
347 97ab12d4 Alex Williamson
            if (version_id == 3) {
348 97ab12d4 Alex Williamson
                if (addr != ram_bytes_total()) {
349 97ab12d4 Alex Williamson
                    return -EINVAL;
350 97ab12d4 Alex Williamson
                }
351 97ab12d4 Alex Williamson
            } else {
352 97ab12d4 Alex Williamson
                /* Synchronize RAM block list */
353 97ab12d4 Alex Williamson
                char id[256];
354 97ab12d4 Alex Williamson
                ram_addr_t length;
355 97ab12d4 Alex Williamson
                ram_addr_t total_ram_bytes = addr;
356 97ab12d4 Alex Williamson
357 97ab12d4 Alex Williamson
                while (total_ram_bytes) {
358 97ab12d4 Alex Williamson
                    RAMBlock *block;
359 97ab12d4 Alex Williamson
                    uint8_t len;
360 97ab12d4 Alex Williamson
361 97ab12d4 Alex Williamson
                    len = qemu_get_byte(f);
362 97ab12d4 Alex Williamson
                    qemu_get_buffer(f, (uint8_t *)id, len);
363 97ab12d4 Alex Williamson
                    id[len] = 0;
364 97ab12d4 Alex Williamson
                    length = qemu_get_be64(f);
365 97ab12d4 Alex Williamson
366 97ab12d4 Alex Williamson
                    QLIST_FOREACH(block, &ram_list.blocks, next) {
367 97ab12d4 Alex Williamson
                        if (!strncmp(id, block->idstr, sizeof(id))) {
368 97ab12d4 Alex Williamson
                            if (block->length != length)
369 97ab12d4 Alex Williamson
                                return -EINVAL;
370 97ab12d4 Alex Williamson
                            break;
371 97ab12d4 Alex Williamson
                        }
372 97ab12d4 Alex Williamson
                    }
373 97ab12d4 Alex Williamson
374 97ab12d4 Alex Williamson
                    if (!block) {
375 fb787f81 Alex Williamson
                        fprintf(stderr, "Unknown ramblock \"%s\", cannot "
376 fb787f81 Alex Williamson
                                "accept migration\n", id);
377 fb787f81 Alex Williamson
                        return -EINVAL;
378 97ab12d4 Alex Williamson
                    }
379 97ab12d4 Alex Williamson
380 97ab12d4 Alex Williamson
                    total_ram_bytes -= length;
381 97ab12d4 Alex Williamson
                }
382 ad96090a Blue Swirl
            }
383 ad96090a Blue Swirl
        }
384 ad96090a Blue Swirl
385 ad96090a Blue Swirl
        if (flags & RAM_SAVE_FLAG_COMPRESS) {
386 97ab12d4 Alex Williamson
            void *host;
387 97ab12d4 Alex Williamson
            uint8_t ch;
388 97ab12d4 Alex Williamson
389 a55bbe31 Alex Williamson
            if (version_id == 3)
390 97ab12d4 Alex Williamson
                host = qemu_get_ram_ptr(addr);
391 a55bbe31 Alex Williamson
            else
392 a55bbe31 Alex Williamson
                host = host_from_stream_offset(f, addr, flags);
393 492fb99c Michael S. Tsirkin
            if (!host) {
394 492fb99c Michael S. Tsirkin
                return -EINVAL;
395 492fb99c Michael S. Tsirkin
            }
396 97ab12d4 Alex Williamson
397 97ab12d4 Alex Williamson
            ch = qemu_get_byte(f);
398 97ab12d4 Alex Williamson
            memset(host, ch, TARGET_PAGE_SIZE);
399 ad96090a Blue Swirl
#ifndef _WIN32
400 ad96090a Blue Swirl
            if (ch == 0 &&
401 ad96090a Blue Swirl
                (!kvm_enabled() || kvm_has_sync_mmu())) {
402 e78815a5 Andreas Fรคrber
                qemu_madvise(host, TARGET_PAGE_SIZE, QEMU_MADV_DONTNEED);
403 ad96090a Blue Swirl
            }
404 ad96090a Blue Swirl
#endif
405 ad96090a Blue Swirl
        } else if (flags & RAM_SAVE_FLAG_PAGE) {
406 97ab12d4 Alex Williamson
            void *host;
407 97ab12d4 Alex Williamson
408 a55bbe31 Alex Williamson
            if (version_id == 3)
409 97ab12d4 Alex Williamson
                host = qemu_get_ram_ptr(addr);
410 a55bbe31 Alex Williamson
            else
411 a55bbe31 Alex Williamson
                host = host_from_stream_offset(f, addr, flags);
412 97ab12d4 Alex Williamson
413 97ab12d4 Alex Williamson
            qemu_get_buffer(f, host, TARGET_PAGE_SIZE);
414 ad96090a Blue Swirl
        }
415 ad96090a Blue Swirl
        if (qemu_file_has_error(f)) {
416 ad96090a Blue Swirl
            return -EIO;
417 ad96090a Blue Swirl
        }
418 ad96090a Blue Swirl
    } while (!(flags & RAM_SAVE_FLAG_EOS));
419 ad96090a Blue Swirl
420 ad96090a Blue Swirl
    return 0;
421 ad96090a Blue Swirl
}
422 ad96090a Blue Swirl
423 ad96090a Blue Swirl
void qemu_service_io(void)
424 ad96090a Blue Swirl
{
425 ad96090a Blue Swirl
    qemu_notify_event();
426 ad96090a Blue Swirl
}
427 ad96090a Blue Swirl
428 ad96090a Blue Swirl
#ifdef HAS_AUDIO
429 ad96090a Blue Swirl
struct soundhw soundhw[] = {
430 ad96090a Blue Swirl
#ifdef HAS_AUDIO_CHOICE
431 ad96090a Blue Swirl
#if defined(TARGET_I386) || defined(TARGET_MIPS)
432 ad96090a Blue Swirl
    {
433 ad96090a Blue Swirl
        "pcspk",
434 ad96090a Blue Swirl
        "PC speaker",
435 ad96090a Blue Swirl
        0,
436 ad96090a Blue Swirl
        1,
437 ad96090a Blue Swirl
        { .init_isa = pcspk_audio_init }
438 ad96090a Blue Swirl
    },
439 ad96090a Blue Swirl
#endif
440 ad96090a Blue Swirl
441 ad96090a Blue Swirl
#ifdef CONFIG_SB16
442 ad96090a Blue Swirl
    {
443 ad96090a Blue Swirl
        "sb16",
444 ad96090a Blue Swirl
        "Creative Sound Blaster 16",
445 ad96090a Blue Swirl
        0,
446 ad96090a Blue Swirl
        1,
447 ad96090a Blue Swirl
        { .init_isa = SB16_init }
448 ad96090a Blue Swirl
    },
449 ad96090a Blue Swirl
#endif
450 ad96090a Blue Swirl
451 ad96090a Blue Swirl
#ifdef CONFIG_CS4231A
452 ad96090a Blue Swirl
    {
453 ad96090a Blue Swirl
        "cs4231a",
454 ad96090a Blue Swirl
        "CS4231A",
455 ad96090a Blue Swirl
        0,
456 ad96090a Blue Swirl
        1,
457 ad96090a Blue Swirl
        { .init_isa = cs4231a_init }
458 ad96090a Blue Swirl
    },
459 ad96090a Blue Swirl
#endif
460 ad96090a Blue Swirl
461 ad96090a Blue Swirl
#ifdef CONFIG_ADLIB
462 ad96090a Blue Swirl
    {
463 ad96090a Blue Swirl
        "adlib",
464 ad96090a Blue Swirl
#ifdef HAS_YMF262
465 ad96090a Blue Swirl
        "Yamaha YMF262 (OPL3)",
466 ad96090a Blue Swirl
#else
467 ad96090a Blue Swirl
        "Yamaha YM3812 (OPL2)",
468 ad96090a Blue Swirl
#endif
469 ad96090a Blue Swirl
        0,
470 ad96090a Blue Swirl
        1,
471 ad96090a Blue Swirl
        { .init_isa = Adlib_init }
472 ad96090a Blue Swirl
    },
473 ad96090a Blue Swirl
#endif
474 ad96090a Blue Swirl
475 ad96090a Blue Swirl
#ifdef CONFIG_GUS
476 ad96090a Blue Swirl
    {
477 ad96090a Blue Swirl
        "gus",
478 ad96090a Blue Swirl
        "Gravis Ultrasound GF1",
479 ad96090a Blue Swirl
        0,
480 ad96090a Blue Swirl
        1,
481 ad96090a Blue Swirl
        { .init_isa = GUS_init }
482 ad96090a Blue Swirl
    },
483 ad96090a Blue Swirl
#endif
484 ad96090a Blue Swirl
485 ad96090a Blue Swirl
#ifdef CONFIG_AC97
486 ad96090a Blue Swirl
    {
487 ad96090a Blue Swirl
        "ac97",
488 ad96090a Blue Swirl
        "Intel 82801AA AC97 Audio",
489 ad96090a Blue Swirl
        0,
490 ad96090a Blue Swirl
        0,
491 ad96090a Blue Swirl
        { .init_pci = ac97_init }
492 ad96090a Blue Swirl
    },
493 ad96090a Blue Swirl
#endif
494 ad96090a Blue Swirl
495 ad96090a Blue Swirl
#ifdef CONFIG_ES1370
496 ad96090a Blue Swirl
    {
497 ad96090a Blue Swirl
        "es1370",
498 ad96090a Blue Swirl
        "ENSONIQ AudioPCI ES1370",
499 ad96090a Blue Swirl
        0,
500 ad96090a Blue Swirl
        0,
501 ad96090a Blue Swirl
        { .init_pci = es1370_init }
502 ad96090a Blue Swirl
    },
503 ad96090a Blue Swirl
#endif
504 ad96090a Blue Swirl
505 d61a4ce8 Gerd Hoffmann
#ifdef CONFIG_HDA
506 d61a4ce8 Gerd Hoffmann
    {
507 d61a4ce8 Gerd Hoffmann
        "hda",
508 d61a4ce8 Gerd Hoffmann
        "Intel HD Audio",
509 d61a4ce8 Gerd Hoffmann
        0,
510 d61a4ce8 Gerd Hoffmann
        0,
511 d61a4ce8 Gerd Hoffmann
        { .init_pci = intel_hda_and_codec_init }
512 d61a4ce8 Gerd Hoffmann
    },
513 d61a4ce8 Gerd Hoffmann
#endif
514 d61a4ce8 Gerd Hoffmann
515 ad96090a Blue Swirl
#endif /* HAS_AUDIO_CHOICE */
516 ad96090a Blue Swirl
517 ad96090a Blue Swirl
    { NULL, NULL, 0, 0, { NULL } }
518 ad96090a Blue Swirl
};
519 ad96090a Blue Swirl
520 ad96090a Blue Swirl
void select_soundhw(const char *optarg)
521 ad96090a Blue Swirl
{
522 ad96090a Blue Swirl
    struct soundhw *c;
523 ad96090a Blue Swirl
524 ad96090a Blue Swirl
    if (*optarg == '?') {
525 ad96090a Blue Swirl
    show_valid_cards:
526 ad96090a Blue Swirl
527 ad96090a Blue Swirl
        printf("Valid sound card names (comma separated):\n");
528 ad96090a Blue Swirl
        for (c = soundhw; c->name; ++c) {
529 ad96090a Blue Swirl
            printf ("%-11s %s\n", c->name, c->descr);
530 ad96090a Blue Swirl
        }
531 ad96090a Blue Swirl
        printf("\n-soundhw all will enable all of the above\n");
532 ad96090a Blue Swirl
        exit(*optarg != '?');
533 ad96090a Blue Swirl
    }
534 ad96090a Blue Swirl
    else {
535 ad96090a Blue Swirl
        size_t l;
536 ad96090a Blue Swirl
        const char *p;
537 ad96090a Blue Swirl
        char *e;
538 ad96090a Blue Swirl
        int bad_card = 0;
539 ad96090a Blue Swirl
540 ad96090a Blue Swirl
        if (!strcmp(optarg, "all")) {
541 ad96090a Blue Swirl
            for (c = soundhw; c->name; ++c) {
542 ad96090a Blue Swirl
                c->enabled = 1;
543 ad96090a Blue Swirl
            }
544 ad96090a Blue Swirl
            return;
545 ad96090a Blue Swirl
        }
546 ad96090a Blue Swirl
547 ad96090a Blue Swirl
        p = optarg;
548 ad96090a Blue Swirl
        while (*p) {
549 ad96090a Blue Swirl
            e = strchr(p, ',');
550 ad96090a Blue Swirl
            l = !e ? strlen(p) : (size_t) (e - p);
551 ad96090a Blue Swirl
552 ad96090a Blue Swirl
            for (c = soundhw; c->name; ++c) {
553 ad96090a Blue Swirl
                if (!strncmp(c->name, p, l) && !c->name[l]) {
554 ad96090a Blue Swirl
                    c->enabled = 1;
555 ad96090a Blue Swirl
                    break;
556 ad96090a Blue Swirl
                }
557 ad96090a Blue Swirl
            }
558 ad96090a Blue Swirl
559 ad96090a Blue Swirl
            if (!c->name) {
560 ad96090a Blue Swirl
                if (l > 80) {
561 ad96090a Blue Swirl
                    fprintf(stderr,
562 ad96090a Blue Swirl
                            "Unknown sound card name (too big to show)\n");
563 ad96090a Blue Swirl
                }
564 ad96090a Blue Swirl
                else {
565 ad96090a Blue Swirl
                    fprintf(stderr, "Unknown sound card name `%.*s'\n",
566 ad96090a Blue Swirl
                            (int) l, p);
567 ad96090a Blue Swirl
                }
568 ad96090a Blue Swirl
                bad_card = 1;
569 ad96090a Blue Swirl
            }
570 ad96090a Blue Swirl
            p += l + (e != NULL);
571 ad96090a Blue Swirl
        }
572 ad96090a Blue Swirl
573 ad96090a Blue Swirl
        if (bad_card) {
574 ad96090a Blue Swirl
            goto show_valid_cards;
575 ad96090a Blue Swirl
        }
576 ad96090a Blue Swirl
    }
577 ad96090a Blue Swirl
}
578 ad96090a Blue Swirl
#else
579 ad96090a Blue Swirl
void select_soundhw(const char *optarg)
580 ad96090a Blue Swirl
{
581 ad96090a Blue Swirl
}
582 ad96090a Blue Swirl
#endif
583 ad96090a Blue Swirl
584 ad96090a Blue Swirl
int qemu_uuid_parse(const char *str, uint8_t *uuid)
585 ad96090a Blue Swirl
{
586 ad96090a Blue Swirl
    int ret;
587 ad96090a Blue Swirl
588 ad96090a Blue Swirl
    if (strlen(str) != 36) {
589 ad96090a Blue Swirl
        return -1;
590 ad96090a Blue Swirl
    }
591 ad96090a Blue Swirl
592 ad96090a Blue Swirl
    ret = sscanf(str, UUID_FMT, &uuid[0], &uuid[1], &uuid[2], &uuid[3],
593 ad96090a Blue Swirl
                 &uuid[4], &uuid[5], &uuid[6], &uuid[7], &uuid[8], &uuid[9],
594 ad96090a Blue Swirl
                 &uuid[10], &uuid[11], &uuid[12], &uuid[13], &uuid[14],
595 ad96090a Blue Swirl
                 &uuid[15]);
596 ad96090a Blue Swirl
597 ad96090a Blue Swirl
    if (ret != 16) {
598 ad96090a Blue Swirl
        return -1;
599 ad96090a Blue Swirl
    }
600 ad96090a Blue Swirl
#ifdef TARGET_I386
601 ad96090a Blue Swirl
    smbios_add_field(1, offsetof(struct smbios_type_1, uuid), 16, uuid);
602 ad96090a Blue Swirl
#endif
603 ad96090a Blue Swirl
    return 0;
604 ad96090a Blue Swirl
}
605 ad96090a Blue Swirl
606 ad96090a Blue Swirl
void do_acpitable_option(const char *optarg)
607 ad96090a Blue Swirl
{
608 ad96090a Blue Swirl
#ifdef TARGET_I386
609 ad96090a Blue Swirl
    if (acpi_table_add(optarg) < 0) {
610 ad96090a Blue Swirl
        fprintf(stderr, "Wrong acpi table provided\n");
611 ad96090a Blue Swirl
        exit(1);
612 ad96090a Blue Swirl
    }
613 ad96090a Blue Swirl
#endif
614 ad96090a Blue Swirl
}
615 ad96090a Blue Swirl
616 ad96090a Blue Swirl
void do_smbios_option(const char *optarg)
617 ad96090a Blue Swirl
{
618 ad96090a Blue Swirl
#ifdef TARGET_I386
619 ad96090a Blue Swirl
    if (smbios_entry_add(optarg) < 0) {
620 ad96090a Blue Swirl
        fprintf(stderr, "Wrong smbios provided\n");
621 ad96090a Blue Swirl
        exit(1);
622 ad96090a Blue Swirl
    }
623 ad96090a Blue Swirl
#endif
624 ad96090a Blue Swirl
}
625 ad96090a Blue Swirl
626 ad96090a Blue Swirl
void cpudef_init(void)
627 ad96090a Blue Swirl
{
628 ad96090a Blue Swirl
#if defined(cpudef_setup)
629 ad96090a Blue Swirl
    cpudef_setup(); /* parse cpu definitions in target config file */
630 ad96090a Blue Swirl
#endif
631 ad96090a Blue Swirl
}
632 ad96090a Blue Swirl
633 ad96090a Blue Swirl
int audio_available(void)
634 ad96090a Blue Swirl
{
635 ad96090a Blue Swirl
#ifdef HAS_AUDIO
636 ad96090a Blue Swirl
    return 1;
637 ad96090a Blue Swirl
#else
638 ad96090a Blue Swirl
    return 0;
639 ad96090a Blue Swirl
#endif
640 ad96090a Blue Swirl
}
641 ad96090a Blue Swirl
642 ad96090a Blue Swirl
int kvm_available(void)
643 ad96090a Blue Swirl
{
644 ad96090a Blue Swirl
#ifdef CONFIG_KVM
645 ad96090a Blue Swirl
    return 1;
646 ad96090a Blue Swirl
#else
647 ad96090a Blue Swirl
    return 0;
648 ad96090a Blue Swirl
#endif
649 ad96090a Blue Swirl
}
650 ad96090a Blue Swirl
651 ad96090a Blue Swirl
int xen_available(void)
652 ad96090a Blue Swirl
{
653 ad96090a Blue Swirl
#ifdef CONFIG_XEN
654 ad96090a Blue Swirl
    return 1;
655 ad96090a Blue Swirl
#else
656 ad96090a Blue Swirl
    return 0;
657 ad96090a Blue Swirl
#endif
658 ad96090a Blue Swirl
}