root / hw / m48t59.c @ 44ae28f3
History | View | Annotate | Download (19.5 kB)
1 | a541f297 | bellard | /*
|
---|---|---|---|
2 | 819385c5 | bellard | * QEMU M48T59 and M48T08 NVRAM emulation for PPC PREP and Sparc platforms
|
3 | 5fafdf24 | ths | *
|
4 | 3ccacc4a | blueswir1 | * Copyright (c) 2003-2005, 2007 Jocelyn Mayer
|
5 | 5fafdf24 | ths | *
|
6 | a541f297 | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | a541f297 | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | a541f297 | bellard | * in the Software without restriction, including without limitation the rights
|
9 | a541f297 | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | a541f297 | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | a541f297 | bellard | * furnished to do so, subject to the following conditions:
|
12 | a541f297 | bellard | *
|
13 | a541f297 | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | a541f297 | bellard | * all copies or substantial portions of the Software.
|
15 | a541f297 | bellard | *
|
16 | a541f297 | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | a541f297 | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | a541f297 | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | a541f297 | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | a541f297 | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | a541f297 | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | a541f297 | bellard | * THE SOFTWARE.
|
23 | a541f297 | bellard | */
|
24 | 87ecb68b | pbrook | #include "hw.h" |
25 | 87ecb68b | pbrook | #include "nvram.h" |
26 | 87ecb68b | pbrook | #include "qemu-timer.h" |
27 | 87ecb68b | pbrook | #include "sysemu.h" |
28 | d27cf0ae | Blue Swirl | #include "sysbus.h" |
29 | f80237d4 | Blue Swirl | #include "isa.h" |
30 | a541f297 | bellard | |
31 | 13ab5daa | bellard | //#define DEBUG_NVRAM
|
32 | a541f297 | bellard | |
33 | 13ab5daa | bellard | #if defined(DEBUG_NVRAM)
|
34 | 001faf32 | Blue Swirl | #define NVRAM_PRINTF(fmt, ...) do { printf(fmt , ## __VA_ARGS__); } while (0) |
35 | a541f297 | bellard | #else
|
36 | 001faf32 | Blue Swirl | #define NVRAM_PRINTF(fmt, ...) do { } while (0) |
37 | a541f297 | bellard | #endif
|
38 | a541f297 | bellard | |
39 | 819385c5 | bellard | /*
|
40 | 4aed2c33 | blueswir1 | * The M48T02, M48T08 and M48T59 chips are very similar. The newer '59 has
|
41 | 819385c5 | bellard | * alarm and a watchdog timer and related control registers. In the
|
42 | 819385c5 | bellard | * PPC platform there is also a nvram lock function.
|
43 | 819385c5 | bellard | */
|
44 | 930f3fe1 | Blue Swirl | |
45 | 930f3fe1 | Blue Swirl | /*
|
46 | 930f3fe1 | Blue Swirl | * Chipset docs:
|
47 | 930f3fe1 | Blue Swirl | * http://www.st.com/stonline/products/literature/ds/2410/m48t02.pdf
|
48 | 930f3fe1 | Blue Swirl | * http://www.st.com/stonline/products/literature/ds/2411/m48t08.pdf
|
49 | 930f3fe1 | Blue Swirl | * http://www.st.com/stonline/products/literature/od/7001/m48t59y.pdf
|
50 | 930f3fe1 | Blue Swirl | */
|
51 | 930f3fe1 | Blue Swirl | |
52 | 43a34704 | Blue Swirl | struct M48t59State {
|
53 | 819385c5 | bellard | /* Model parameters */
|
54 | ee6847d1 | Gerd Hoffmann | uint32_t type; // 2 = m48t02, 8 = m48t08, 59 = m48t59
|
55 | a541f297 | bellard | /* Hardware parameters */
|
56 | d537cf6c | pbrook | qemu_irq IRQ; |
57 | a541f297 | bellard | uint32_t io_base; |
58 | ee6847d1 | Gerd Hoffmann | uint32_t size; |
59 | a541f297 | bellard | /* RTC management */
|
60 | a541f297 | bellard | time_t time_offset; |
61 | a541f297 | bellard | time_t stop_time; |
62 | a541f297 | bellard | /* Alarm & watchdog */
|
63 | f6503059 | balrog | struct tm alarm;
|
64 | a541f297 | bellard | struct QEMUTimer *alrm_timer;
|
65 | a541f297 | bellard | struct QEMUTimer *wd_timer;
|
66 | a541f297 | bellard | /* NVRAM storage */
|
67 | 13ab5daa | bellard | uint8_t lock; |
68 | a541f297 | bellard | uint16_t addr; |
69 | a541f297 | bellard | uint8_t *buffer; |
70 | c5df018e | bellard | }; |
71 | a541f297 | bellard | |
72 | f80237d4 | Blue Swirl | typedef struct M48t59ISAState { |
73 | f80237d4 | Blue Swirl | ISADevice busdev; |
74 | 43a34704 | Blue Swirl | M48t59State state; |
75 | f80237d4 | Blue Swirl | } M48t59ISAState; |
76 | f80237d4 | Blue Swirl | |
77 | f80237d4 | Blue Swirl | typedef struct M48t59SysBusState { |
78 | f80237d4 | Blue Swirl | SysBusDevice busdev; |
79 | 43a34704 | Blue Swirl | M48t59State state; |
80 | f80237d4 | Blue Swirl | } M48t59SysBusState; |
81 | f80237d4 | Blue Swirl | |
82 | a541f297 | bellard | /* Fake timer functions */
|
83 | a541f297 | bellard | |
84 | a541f297 | bellard | /* Alarm management */
|
85 | a541f297 | bellard | static void alarm_cb (void *opaque) |
86 | a541f297 | bellard | { |
87 | f6503059 | balrog | struct tm tm;
|
88 | a541f297 | bellard | uint64_t next_time; |
89 | 43a34704 | Blue Swirl | M48t59State *NVRAM = opaque; |
90 | a541f297 | bellard | |
91 | d537cf6c | pbrook | qemu_set_irq(NVRAM->IRQ, 1);
|
92 | 5fafdf24 | ths | if ((NVRAM->buffer[0x1FF5] & 0x80) == 0 && |
93 | a541f297 | bellard | (NVRAM->buffer[0x1FF4] & 0x80) == 0 && |
94 | a541f297 | bellard | (NVRAM->buffer[0x1FF3] & 0x80) == 0 && |
95 | a541f297 | bellard | (NVRAM->buffer[0x1FF2] & 0x80) == 0) { |
96 | f6503059 | balrog | /* Repeat once a month */
|
97 | f6503059 | balrog | qemu_get_timedate(&tm, NVRAM->time_offset); |
98 | f6503059 | balrog | tm.tm_mon++; |
99 | f6503059 | balrog | if (tm.tm_mon == 13) { |
100 | f6503059 | balrog | tm.tm_mon = 1;
|
101 | f6503059 | balrog | tm.tm_year++; |
102 | f6503059 | balrog | } |
103 | f6503059 | balrog | next_time = qemu_timedate_diff(&tm) - NVRAM->time_offset; |
104 | a541f297 | bellard | } else if ((NVRAM->buffer[0x1FF5] & 0x80) != 0 && |
105 | a541f297 | bellard | (NVRAM->buffer[0x1FF4] & 0x80) == 0 && |
106 | a541f297 | bellard | (NVRAM->buffer[0x1FF3] & 0x80) == 0 && |
107 | a541f297 | bellard | (NVRAM->buffer[0x1FF2] & 0x80) == 0) { |
108 | f6503059 | balrog | /* Repeat once a day */
|
109 | f6503059 | balrog | next_time = 24 * 60 * 60; |
110 | a541f297 | bellard | } else if ((NVRAM->buffer[0x1FF5] & 0x80) != 0 && |
111 | a541f297 | bellard | (NVRAM->buffer[0x1FF4] & 0x80) != 0 && |
112 | a541f297 | bellard | (NVRAM->buffer[0x1FF3] & 0x80) == 0 && |
113 | a541f297 | bellard | (NVRAM->buffer[0x1FF2] & 0x80) == 0) { |
114 | f6503059 | balrog | /* Repeat once an hour */
|
115 | f6503059 | balrog | next_time = 60 * 60; |
116 | a541f297 | bellard | } else if ((NVRAM->buffer[0x1FF5] & 0x80) != 0 && |
117 | a541f297 | bellard | (NVRAM->buffer[0x1FF4] & 0x80) != 0 && |
118 | a541f297 | bellard | (NVRAM->buffer[0x1FF3] & 0x80) != 0 && |
119 | a541f297 | bellard | (NVRAM->buffer[0x1FF2] & 0x80) == 0) { |
120 | f6503059 | balrog | /* Repeat once a minute */
|
121 | f6503059 | balrog | next_time = 60;
|
122 | a541f297 | bellard | } else {
|
123 | f6503059 | balrog | /* Repeat once a second */
|
124 | f6503059 | balrog | next_time = 1;
|
125 | a541f297 | bellard | } |
126 | f6503059 | balrog | qemu_mod_timer(NVRAM->alrm_timer, qemu_get_clock(vm_clock) + |
127 | f6503059 | balrog | next_time * 1000);
|
128 | d537cf6c | pbrook | qemu_set_irq(NVRAM->IRQ, 0);
|
129 | a541f297 | bellard | } |
130 | a541f297 | bellard | |
131 | 43a34704 | Blue Swirl | static void set_alarm(M48t59State *NVRAM) |
132 | f6503059 | balrog | { |
133 | f6503059 | balrog | int diff;
|
134 | f6503059 | balrog | if (NVRAM->alrm_timer != NULL) { |
135 | f6503059 | balrog | qemu_del_timer(NVRAM->alrm_timer); |
136 | f6503059 | balrog | diff = qemu_timedate_diff(&NVRAM->alarm) - NVRAM->time_offset; |
137 | f6503059 | balrog | if (diff > 0) |
138 | f6503059 | balrog | qemu_mod_timer(NVRAM->alrm_timer, diff * 1000);
|
139 | f6503059 | balrog | } |
140 | f6503059 | balrog | } |
141 | a541f297 | bellard | |
142 | f6503059 | balrog | /* RTC management helpers */
|
143 | 43a34704 | Blue Swirl | static inline void get_time(M48t59State *NVRAM, struct tm *tm) |
144 | a541f297 | bellard | { |
145 | f6503059 | balrog | qemu_get_timedate(tm, NVRAM->time_offset); |
146 | a541f297 | bellard | } |
147 | a541f297 | bellard | |
148 | 43a34704 | Blue Swirl | static void set_time(M48t59State *NVRAM, struct tm *tm) |
149 | a541f297 | bellard | { |
150 | f6503059 | balrog | NVRAM->time_offset = qemu_timedate_diff(tm); |
151 | f6503059 | balrog | set_alarm(NVRAM); |
152 | a541f297 | bellard | } |
153 | a541f297 | bellard | |
154 | a541f297 | bellard | /* Watchdog management */
|
155 | a541f297 | bellard | static void watchdog_cb (void *opaque) |
156 | a541f297 | bellard | { |
157 | 43a34704 | Blue Swirl | M48t59State *NVRAM = opaque; |
158 | a541f297 | bellard | |
159 | a541f297 | bellard | NVRAM->buffer[0x1FF0] |= 0x80; |
160 | a541f297 | bellard | if (NVRAM->buffer[0x1FF7] & 0x80) { |
161 | a541f297 | bellard | NVRAM->buffer[0x1FF7] = 0x00; |
162 | a541f297 | bellard | NVRAM->buffer[0x1FFC] &= ~0x40; |
163 | 13ab5daa | bellard | /* May it be a hw CPU Reset instead ? */
|
164 | d7d02e3c | bellard | qemu_system_reset_request(); |
165 | a541f297 | bellard | } else {
|
166 | d537cf6c | pbrook | qemu_set_irq(NVRAM->IRQ, 1);
|
167 | d537cf6c | pbrook | qemu_set_irq(NVRAM->IRQ, 0);
|
168 | a541f297 | bellard | } |
169 | a541f297 | bellard | } |
170 | a541f297 | bellard | |
171 | 43a34704 | Blue Swirl | static void set_up_watchdog(M48t59State *NVRAM, uint8_t value) |
172 | a541f297 | bellard | { |
173 | a541f297 | bellard | uint64_t interval; /* in 1/16 seconds */
|
174 | a541f297 | bellard | |
175 | 868d585a | j_mayer | NVRAM->buffer[0x1FF0] &= ~0x80; |
176 | a541f297 | bellard | if (NVRAM->wd_timer != NULL) { |
177 | a541f297 | bellard | qemu_del_timer(NVRAM->wd_timer); |
178 | 868d585a | j_mayer | if (value != 0) { |
179 | 868d585a | j_mayer | interval = (1 << (2 * (value & 0x03))) * ((value >> 2) & 0x1F); |
180 | 868d585a | j_mayer | qemu_mod_timer(NVRAM->wd_timer, ((uint64_t)time(NULL) * 1000) + |
181 | 868d585a | j_mayer | ((interval * 1000) >> 4)); |
182 | 868d585a | j_mayer | } |
183 | a541f297 | bellard | } |
184 | a541f297 | bellard | } |
185 | a541f297 | bellard | |
186 | a541f297 | bellard | /* Direct access to NVRAM */
|
187 | 897b4c6c | j_mayer | void m48t59_write (void *opaque, uint32_t addr, uint32_t val) |
188 | a541f297 | bellard | { |
189 | 43a34704 | Blue Swirl | M48t59State *NVRAM = opaque; |
190 | a541f297 | bellard | struct tm tm;
|
191 | a541f297 | bellard | int tmp;
|
192 | a541f297 | bellard | |
193 | 819385c5 | bellard | if (addr > 0x1FF8 && addr < 0x2000) |
194 | 819385c5 | bellard | NVRAM_PRINTF("%s: 0x%08x => 0x%08x\n", __func__, addr, val);
|
195 | 4aed2c33 | blueswir1 | |
196 | 4aed2c33 | blueswir1 | /* check for NVRAM access */
|
197 | 4aed2c33 | blueswir1 | if ((NVRAM->type == 2 && addr < 0x7f8) || |
198 | 4aed2c33 | blueswir1 | (NVRAM->type == 8 && addr < 0x1ff8) || |
199 | 4aed2c33 | blueswir1 | (NVRAM->type == 59 && addr < 0x1ff0)) |
200 | 819385c5 | bellard | goto do_write;
|
201 | 4aed2c33 | blueswir1 | |
202 | 4aed2c33 | blueswir1 | /* TOD access */
|
203 | 819385c5 | bellard | switch (addr) {
|
204 | a541f297 | bellard | case 0x1FF0: |
205 | a541f297 | bellard | /* flags register : read-only */
|
206 | a541f297 | bellard | break;
|
207 | a541f297 | bellard | case 0x1FF1: |
208 | a541f297 | bellard | /* unused */
|
209 | a541f297 | bellard | break;
|
210 | a541f297 | bellard | case 0x1FF2: |
211 | a541f297 | bellard | /* alarm seconds */
|
212 | abd0c6bd | Paul Brook | tmp = from_bcd(val & 0x7F);
|
213 | 819385c5 | bellard | if (tmp >= 0 && tmp <= 59) { |
214 | f6503059 | balrog | NVRAM->alarm.tm_sec = tmp; |
215 | 819385c5 | bellard | NVRAM->buffer[0x1FF2] = val;
|
216 | f6503059 | balrog | set_alarm(NVRAM); |
217 | 819385c5 | bellard | } |
218 | a541f297 | bellard | break;
|
219 | a541f297 | bellard | case 0x1FF3: |
220 | a541f297 | bellard | /* alarm minutes */
|
221 | abd0c6bd | Paul Brook | tmp = from_bcd(val & 0x7F);
|
222 | 819385c5 | bellard | if (tmp >= 0 && tmp <= 59) { |
223 | f6503059 | balrog | NVRAM->alarm.tm_min = tmp; |
224 | 819385c5 | bellard | NVRAM->buffer[0x1FF3] = val;
|
225 | f6503059 | balrog | set_alarm(NVRAM); |
226 | 819385c5 | bellard | } |
227 | a541f297 | bellard | break;
|
228 | a541f297 | bellard | case 0x1FF4: |
229 | a541f297 | bellard | /* alarm hours */
|
230 | abd0c6bd | Paul Brook | tmp = from_bcd(val & 0x3F);
|
231 | 819385c5 | bellard | if (tmp >= 0 && tmp <= 23) { |
232 | f6503059 | balrog | NVRAM->alarm.tm_hour = tmp; |
233 | 819385c5 | bellard | NVRAM->buffer[0x1FF4] = val;
|
234 | f6503059 | balrog | set_alarm(NVRAM); |
235 | 819385c5 | bellard | } |
236 | a541f297 | bellard | break;
|
237 | a541f297 | bellard | case 0x1FF5: |
238 | a541f297 | bellard | /* alarm date */
|
239 | abd0c6bd | Paul Brook | tmp = from_bcd(val & 0x1F);
|
240 | 819385c5 | bellard | if (tmp != 0) { |
241 | f6503059 | balrog | NVRAM->alarm.tm_mday = tmp; |
242 | 819385c5 | bellard | NVRAM->buffer[0x1FF5] = val;
|
243 | f6503059 | balrog | set_alarm(NVRAM); |
244 | 819385c5 | bellard | } |
245 | a541f297 | bellard | break;
|
246 | a541f297 | bellard | case 0x1FF6: |
247 | a541f297 | bellard | /* interrupts */
|
248 | 819385c5 | bellard | NVRAM->buffer[0x1FF6] = val;
|
249 | a541f297 | bellard | break;
|
250 | a541f297 | bellard | case 0x1FF7: |
251 | a541f297 | bellard | /* watchdog */
|
252 | 819385c5 | bellard | NVRAM->buffer[0x1FF7] = val;
|
253 | 819385c5 | bellard | set_up_watchdog(NVRAM, val); |
254 | a541f297 | bellard | break;
|
255 | a541f297 | bellard | case 0x1FF8: |
256 | 4aed2c33 | blueswir1 | case 0x07F8: |
257 | a541f297 | bellard | /* control */
|
258 | 4aed2c33 | blueswir1 | NVRAM->buffer[addr] = (val & ~0xA0) | 0x90; |
259 | a541f297 | bellard | break;
|
260 | a541f297 | bellard | case 0x1FF9: |
261 | 4aed2c33 | blueswir1 | case 0x07F9: |
262 | a541f297 | bellard | /* seconds (BCD) */
|
263 | abd0c6bd | Paul Brook | tmp = from_bcd(val & 0x7F);
|
264 | a541f297 | bellard | if (tmp >= 0 && tmp <= 59) { |
265 | a541f297 | bellard | get_time(NVRAM, &tm); |
266 | a541f297 | bellard | tm.tm_sec = tmp; |
267 | a541f297 | bellard | set_time(NVRAM, &tm); |
268 | a541f297 | bellard | } |
269 | f6503059 | balrog | if ((val & 0x80) ^ (NVRAM->buffer[addr] & 0x80)) { |
270 | a541f297 | bellard | if (val & 0x80) { |
271 | a541f297 | bellard | NVRAM->stop_time = time(NULL);
|
272 | a541f297 | bellard | } else {
|
273 | a541f297 | bellard | NVRAM->time_offset += NVRAM->stop_time - time(NULL);
|
274 | a541f297 | bellard | NVRAM->stop_time = 0;
|
275 | a541f297 | bellard | } |
276 | a541f297 | bellard | } |
277 | f6503059 | balrog | NVRAM->buffer[addr] = val & 0x80;
|
278 | a541f297 | bellard | break;
|
279 | a541f297 | bellard | case 0x1FFA: |
280 | 4aed2c33 | blueswir1 | case 0x07FA: |
281 | a541f297 | bellard | /* minutes (BCD) */
|
282 | abd0c6bd | Paul Brook | tmp = from_bcd(val & 0x7F);
|
283 | a541f297 | bellard | if (tmp >= 0 && tmp <= 59) { |
284 | a541f297 | bellard | get_time(NVRAM, &tm); |
285 | a541f297 | bellard | tm.tm_min = tmp; |
286 | a541f297 | bellard | set_time(NVRAM, &tm); |
287 | a541f297 | bellard | } |
288 | a541f297 | bellard | break;
|
289 | a541f297 | bellard | case 0x1FFB: |
290 | 4aed2c33 | blueswir1 | case 0x07FB: |
291 | a541f297 | bellard | /* hours (BCD) */
|
292 | abd0c6bd | Paul Brook | tmp = from_bcd(val & 0x3F);
|
293 | a541f297 | bellard | if (tmp >= 0 && tmp <= 23) { |
294 | a541f297 | bellard | get_time(NVRAM, &tm); |
295 | a541f297 | bellard | tm.tm_hour = tmp; |
296 | a541f297 | bellard | set_time(NVRAM, &tm); |
297 | a541f297 | bellard | } |
298 | a541f297 | bellard | break;
|
299 | a541f297 | bellard | case 0x1FFC: |
300 | 4aed2c33 | blueswir1 | case 0x07FC: |
301 | a541f297 | bellard | /* day of the week / century */
|
302 | abd0c6bd | Paul Brook | tmp = from_bcd(val & 0x07);
|
303 | a541f297 | bellard | get_time(NVRAM, &tm); |
304 | a541f297 | bellard | tm.tm_wday = tmp; |
305 | a541f297 | bellard | set_time(NVRAM, &tm); |
306 | 4aed2c33 | blueswir1 | NVRAM->buffer[addr] = val & 0x40;
|
307 | a541f297 | bellard | break;
|
308 | a541f297 | bellard | case 0x1FFD: |
309 | 4aed2c33 | blueswir1 | case 0x07FD: |
310 | a541f297 | bellard | /* date */
|
311 | abd0c6bd | Paul Brook | tmp = from_bcd(val & 0x1F);
|
312 | a541f297 | bellard | if (tmp != 0) { |
313 | a541f297 | bellard | get_time(NVRAM, &tm); |
314 | a541f297 | bellard | tm.tm_mday = tmp; |
315 | a541f297 | bellard | set_time(NVRAM, &tm); |
316 | a541f297 | bellard | } |
317 | a541f297 | bellard | break;
|
318 | a541f297 | bellard | case 0x1FFE: |
319 | 4aed2c33 | blueswir1 | case 0x07FE: |
320 | a541f297 | bellard | /* month */
|
321 | abd0c6bd | Paul Brook | tmp = from_bcd(val & 0x1F);
|
322 | a541f297 | bellard | if (tmp >= 1 && tmp <= 12) { |
323 | a541f297 | bellard | get_time(NVRAM, &tm); |
324 | a541f297 | bellard | tm.tm_mon = tmp - 1;
|
325 | a541f297 | bellard | set_time(NVRAM, &tm); |
326 | a541f297 | bellard | } |
327 | a541f297 | bellard | break;
|
328 | a541f297 | bellard | case 0x1FFF: |
329 | 4aed2c33 | blueswir1 | case 0x07FF: |
330 | a541f297 | bellard | /* year */
|
331 | abd0c6bd | Paul Brook | tmp = from_bcd(val); |
332 | a541f297 | bellard | if (tmp >= 0 && tmp <= 99) { |
333 | a541f297 | bellard | get_time(NVRAM, &tm); |
334 | 180b700d | bellard | if (NVRAM->type == 8) |
335 | abd0c6bd | Paul Brook | tm.tm_year = from_bcd(val) + 68; // Base year is 1968 |
336 | 180b700d | bellard | else
|
337 | abd0c6bd | Paul Brook | tm.tm_year = from_bcd(val); |
338 | a541f297 | bellard | set_time(NVRAM, &tm); |
339 | a541f297 | bellard | } |
340 | a541f297 | bellard | break;
|
341 | a541f297 | bellard | default:
|
342 | 13ab5daa | bellard | /* Check lock registers state */
|
343 | 819385c5 | bellard | if (addr >= 0x20 && addr <= 0x2F && (NVRAM->lock & 1)) |
344 | 13ab5daa | bellard | break;
|
345 | 819385c5 | bellard | if (addr >= 0x30 && addr <= 0x3F && (NVRAM->lock & 2)) |
346 | 13ab5daa | bellard | break;
|
347 | 819385c5 | bellard | do_write:
|
348 | 819385c5 | bellard | if (addr < NVRAM->size) {
|
349 | 819385c5 | bellard | NVRAM->buffer[addr] = val & 0xFF;
|
350 | a541f297 | bellard | } |
351 | a541f297 | bellard | break;
|
352 | a541f297 | bellard | } |
353 | a541f297 | bellard | } |
354 | a541f297 | bellard | |
355 | 897b4c6c | j_mayer | uint32_t m48t59_read (void *opaque, uint32_t addr)
|
356 | a541f297 | bellard | { |
357 | 43a34704 | Blue Swirl | M48t59State *NVRAM = opaque; |
358 | a541f297 | bellard | struct tm tm;
|
359 | a541f297 | bellard | uint32_t retval = 0xFF;
|
360 | a541f297 | bellard | |
361 | 4aed2c33 | blueswir1 | /* check for NVRAM access */
|
362 | 4aed2c33 | blueswir1 | if ((NVRAM->type == 2 && addr < 0x078f) || |
363 | 4aed2c33 | blueswir1 | (NVRAM->type == 8 && addr < 0x1ff8) || |
364 | 4aed2c33 | blueswir1 | (NVRAM->type == 59 && addr < 0x1ff0)) |
365 | 819385c5 | bellard | goto do_read;
|
366 | 4aed2c33 | blueswir1 | |
367 | 4aed2c33 | blueswir1 | /* TOD access */
|
368 | 819385c5 | bellard | switch (addr) {
|
369 | a541f297 | bellard | case 0x1FF0: |
370 | a541f297 | bellard | /* flags register */
|
371 | a541f297 | bellard | goto do_read;
|
372 | a541f297 | bellard | case 0x1FF1: |
373 | a541f297 | bellard | /* unused */
|
374 | a541f297 | bellard | retval = 0;
|
375 | a541f297 | bellard | break;
|
376 | a541f297 | bellard | case 0x1FF2: |
377 | a541f297 | bellard | /* alarm seconds */
|
378 | a541f297 | bellard | goto do_read;
|
379 | a541f297 | bellard | case 0x1FF3: |
380 | a541f297 | bellard | /* alarm minutes */
|
381 | a541f297 | bellard | goto do_read;
|
382 | a541f297 | bellard | case 0x1FF4: |
383 | a541f297 | bellard | /* alarm hours */
|
384 | a541f297 | bellard | goto do_read;
|
385 | a541f297 | bellard | case 0x1FF5: |
386 | a541f297 | bellard | /* alarm date */
|
387 | a541f297 | bellard | goto do_read;
|
388 | a541f297 | bellard | case 0x1FF6: |
389 | a541f297 | bellard | /* interrupts */
|
390 | a541f297 | bellard | goto do_read;
|
391 | a541f297 | bellard | case 0x1FF7: |
392 | a541f297 | bellard | /* A read resets the watchdog */
|
393 | a541f297 | bellard | set_up_watchdog(NVRAM, NVRAM->buffer[0x1FF7]);
|
394 | a541f297 | bellard | goto do_read;
|
395 | a541f297 | bellard | case 0x1FF8: |
396 | 4aed2c33 | blueswir1 | case 0x07F8: |
397 | a541f297 | bellard | /* control */
|
398 | a541f297 | bellard | goto do_read;
|
399 | a541f297 | bellard | case 0x1FF9: |
400 | 4aed2c33 | blueswir1 | case 0x07F9: |
401 | a541f297 | bellard | /* seconds (BCD) */
|
402 | a541f297 | bellard | get_time(NVRAM, &tm); |
403 | abd0c6bd | Paul Brook | retval = (NVRAM->buffer[addr] & 0x80) | to_bcd(tm.tm_sec);
|
404 | a541f297 | bellard | break;
|
405 | a541f297 | bellard | case 0x1FFA: |
406 | 4aed2c33 | blueswir1 | case 0x07FA: |
407 | a541f297 | bellard | /* minutes (BCD) */
|
408 | a541f297 | bellard | get_time(NVRAM, &tm); |
409 | abd0c6bd | Paul Brook | retval = to_bcd(tm.tm_min); |
410 | a541f297 | bellard | break;
|
411 | a541f297 | bellard | case 0x1FFB: |
412 | 4aed2c33 | blueswir1 | case 0x07FB: |
413 | a541f297 | bellard | /* hours (BCD) */
|
414 | a541f297 | bellard | get_time(NVRAM, &tm); |
415 | abd0c6bd | Paul Brook | retval = to_bcd(tm.tm_hour); |
416 | a541f297 | bellard | break;
|
417 | a541f297 | bellard | case 0x1FFC: |
418 | 4aed2c33 | blueswir1 | case 0x07FC: |
419 | a541f297 | bellard | /* day of the week / century */
|
420 | a541f297 | bellard | get_time(NVRAM, &tm); |
421 | 4aed2c33 | blueswir1 | retval = NVRAM->buffer[addr] | tm.tm_wday; |
422 | a541f297 | bellard | break;
|
423 | a541f297 | bellard | case 0x1FFD: |
424 | 4aed2c33 | blueswir1 | case 0x07FD: |
425 | a541f297 | bellard | /* date */
|
426 | a541f297 | bellard | get_time(NVRAM, &tm); |
427 | abd0c6bd | Paul Brook | retval = to_bcd(tm.tm_mday); |
428 | a541f297 | bellard | break;
|
429 | a541f297 | bellard | case 0x1FFE: |
430 | 4aed2c33 | blueswir1 | case 0x07FE: |
431 | a541f297 | bellard | /* month */
|
432 | a541f297 | bellard | get_time(NVRAM, &tm); |
433 | abd0c6bd | Paul Brook | retval = to_bcd(tm.tm_mon + 1);
|
434 | a541f297 | bellard | break;
|
435 | a541f297 | bellard | case 0x1FFF: |
436 | 4aed2c33 | blueswir1 | case 0x07FF: |
437 | a541f297 | bellard | /* year */
|
438 | a541f297 | bellard | get_time(NVRAM, &tm); |
439 | 5fafdf24 | ths | if (NVRAM->type == 8) |
440 | abd0c6bd | Paul Brook | retval = to_bcd(tm.tm_year - 68); // Base year is 1968 |
441 | 180b700d | bellard | else
|
442 | abd0c6bd | Paul Brook | retval = to_bcd(tm.tm_year); |
443 | a541f297 | bellard | break;
|
444 | a541f297 | bellard | default:
|
445 | 13ab5daa | bellard | /* Check lock registers state */
|
446 | 819385c5 | bellard | if (addr >= 0x20 && addr <= 0x2F && (NVRAM->lock & 1)) |
447 | 13ab5daa | bellard | break;
|
448 | 819385c5 | bellard | if (addr >= 0x30 && addr <= 0x3F && (NVRAM->lock & 2)) |
449 | 13ab5daa | bellard | break;
|
450 | 819385c5 | bellard | do_read:
|
451 | 819385c5 | bellard | if (addr < NVRAM->size) {
|
452 | 819385c5 | bellard | retval = NVRAM->buffer[addr]; |
453 | a541f297 | bellard | } |
454 | a541f297 | bellard | break;
|
455 | a541f297 | bellard | } |
456 | 819385c5 | bellard | if (addr > 0x1FF9 && addr < 0x2000) |
457 | 9ed1e667 | blueswir1 | NVRAM_PRINTF("%s: 0x%08x <= 0x%08x\n", __func__, addr, retval);
|
458 | a541f297 | bellard | |
459 | a541f297 | bellard | return retval;
|
460 | a541f297 | bellard | } |
461 | a541f297 | bellard | |
462 | 897b4c6c | j_mayer | void m48t59_set_addr (void *opaque, uint32_t addr) |
463 | a541f297 | bellard | { |
464 | 43a34704 | Blue Swirl | M48t59State *NVRAM = opaque; |
465 | 897b4c6c | j_mayer | |
466 | a541f297 | bellard | NVRAM->addr = addr; |
467 | a541f297 | bellard | } |
468 | a541f297 | bellard | |
469 | 897b4c6c | j_mayer | void m48t59_toggle_lock (void *opaque, int lock) |
470 | 13ab5daa | bellard | { |
471 | 43a34704 | Blue Swirl | M48t59State *NVRAM = opaque; |
472 | 897b4c6c | j_mayer | |
473 | 13ab5daa | bellard | NVRAM->lock ^= 1 << lock;
|
474 | 13ab5daa | bellard | } |
475 | 13ab5daa | bellard | |
476 | a541f297 | bellard | /* IO access to NVRAM */
|
477 | a541f297 | bellard | static void NVRAM_writeb (void *opaque, uint32_t addr, uint32_t val) |
478 | a541f297 | bellard | { |
479 | 43a34704 | Blue Swirl | M48t59State *NVRAM = opaque; |
480 | a541f297 | bellard | |
481 | a541f297 | bellard | addr -= NVRAM->io_base; |
482 | 9ed1e667 | blueswir1 | NVRAM_PRINTF("%s: 0x%08x => 0x%08x\n", __func__, addr, val);
|
483 | a541f297 | bellard | switch (addr) {
|
484 | a541f297 | bellard | case 0: |
485 | a541f297 | bellard | NVRAM->addr &= ~0x00FF;
|
486 | a541f297 | bellard | NVRAM->addr |= val; |
487 | a541f297 | bellard | break;
|
488 | a541f297 | bellard | case 1: |
489 | a541f297 | bellard | NVRAM->addr &= ~0xFF00;
|
490 | a541f297 | bellard | NVRAM->addr |= val << 8;
|
491 | a541f297 | bellard | break;
|
492 | a541f297 | bellard | case 3: |
493 | 819385c5 | bellard | m48t59_write(NVRAM, val, NVRAM->addr); |
494 | a541f297 | bellard | NVRAM->addr = 0x0000;
|
495 | a541f297 | bellard | break;
|
496 | a541f297 | bellard | default:
|
497 | a541f297 | bellard | break;
|
498 | a541f297 | bellard | } |
499 | a541f297 | bellard | } |
500 | a541f297 | bellard | |
501 | a541f297 | bellard | static uint32_t NVRAM_readb (void *opaque, uint32_t addr) |
502 | a541f297 | bellard | { |
503 | 43a34704 | Blue Swirl | M48t59State *NVRAM = opaque; |
504 | 13ab5daa | bellard | uint32_t retval; |
505 | a541f297 | bellard | |
506 | 13ab5daa | bellard | addr -= NVRAM->io_base; |
507 | 13ab5daa | bellard | switch (addr) {
|
508 | 13ab5daa | bellard | case 3: |
509 | 819385c5 | bellard | retval = m48t59_read(NVRAM, NVRAM->addr); |
510 | 13ab5daa | bellard | break;
|
511 | 13ab5daa | bellard | default:
|
512 | 13ab5daa | bellard | retval = -1;
|
513 | 13ab5daa | bellard | break;
|
514 | 13ab5daa | bellard | } |
515 | 9ed1e667 | blueswir1 | NVRAM_PRINTF("%s: 0x%08x <= 0x%08x\n", __func__, addr, retval);
|
516 | a541f297 | bellard | |
517 | 13ab5daa | bellard | return retval;
|
518 | a541f297 | bellard | } |
519 | a541f297 | bellard | |
520 | c227f099 | Anthony Liguori | static void nvram_writeb (void *opaque, target_phys_addr_t addr, uint32_t value) |
521 | e1bb04f7 | bellard | { |
522 | 43a34704 | Blue Swirl | M48t59State *NVRAM = opaque; |
523 | 3b46e624 | ths | |
524 | 819385c5 | bellard | m48t59_write(NVRAM, addr, value & 0xff);
|
525 | e1bb04f7 | bellard | } |
526 | e1bb04f7 | bellard | |
527 | c227f099 | Anthony Liguori | static void nvram_writew (void *opaque, target_phys_addr_t addr, uint32_t value) |
528 | e1bb04f7 | bellard | { |
529 | 43a34704 | Blue Swirl | M48t59State *NVRAM = opaque; |
530 | 3b46e624 | ths | |
531 | 819385c5 | bellard | m48t59_write(NVRAM, addr, (value >> 8) & 0xff); |
532 | 819385c5 | bellard | m48t59_write(NVRAM, addr + 1, value & 0xff); |
533 | e1bb04f7 | bellard | } |
534 | e1bb04f7 | bellard | |
535 | c227f099 | Anthony Liguori | static void nvram_writel (void *opaque, target_phys_addr_t addr, uint32_t value) |
536 | e1bb04f7 | bellard | { |
537 | 43a34704 | Blue Swirl | M48t59State *NVRAM = opaque; |
538 | 3b46e624 | ths | |
539 | 819385c5 | bellard | m48t59_write(NVRAM, addr, (value >> 24) & 0xff); |
540 | 819385c5 | bellard | m48t59_write(NVRAM, addr + 1, (value >> 16) & 0xff); |
541 | 819385c5 | bellard | m48t59_write(NVRAM, addr + 2, (value >> 8) & 0xff); |
542 | 819385c5 | bellard | m48t59_write(NVRAM, addr + 3, value & 0xff); |
543 | e1bb04f7 | bellard | } |
544 | e1bb04f7 | bellard | |
545 | c227f099 | Anthony Liguori | static uint32_t nvram_readb (void *opaque, target_phys_addr_t addr) |
546 | e1bb04f7 | bellard | { |
547 | 43a34704 | Blue Swirl | M48t59State *NVRAM = opaque; |
548 | 819385c5 | bellard | uint32_t retval; |
549 | 3b46e624 | ths | |
550 | 819385c5 | bellard | retval = m48t59_read(NVRAM, addr); |
551 | e1bb04f7 | bellard | return retval;
|
552 | e1bb04f7 | bellard | } |
553 | e1bb04f7 | bellard | |
554 | c227f099 | Anthony Liguori | static uint32_t nvram_readw (void *opaque, target_phys_addr_t addr) |
555 | e1bb04f7 | bellard | { |
556 | 43a34704 | Blue Swirl | M48t59State *NVRAM = opaque; |
557 | 819385c5 | bellard | uint32_t retval; |
558 | 3b46e624 | ths | |
559 | 819385c5 | bellard | retval = m48t59_read(NVRAM, addr) << 8;
|
560 | 819385c5 | bellard | retval |= m48t59_read(NVRAM, addr + 1);
|
561 | e1bb04f7 | bellard | return retval;
|
562 | e1bb04f7 | bellard | } |
563 | e1bb04f7 | bellard | |
564 | c227f099 | Anthony Liguori | static uint32_t nvram_readl (void *opaque, target_phys_addr_t addr) |
565 | e1bb04f7 | bellard | { |
566 | 43a34704 | Blue Swirl | M48t59State *NVRAM = opaque; |
567 | 819385c5 | bellard | uint32_t retval; |
568 | e1bb04f7 | bellard | |
569 | 819385c5 | bellard | retval = m48t59_read(NVRAM, addr) << 24;
|
570 | 819385c5 | bellard | retval |= m48t59_read(NVRAM, addr + 1) << 16; |
571 | 819385c5 | bellard | retval |= m48t59_read(NVRAM, addr + 2) << 8; |
572 | 819385c5 | bellard | retval |= m48t59_read(NVRAM, addr + 3);
|
573 | e1bb04f7 | bellard | return retval;
|
574 | e1bb04f7 | bellard | } |
575 | e1bb04f7 | bellard | |
576 | d60efc6b | Blue Swirl | static CPUWriteMemoryFunc * const nvram_write[] = { |
577 | e1bb04f7 | bellard | &nvram_writeb, |
578 | e1bb04f7 | bellard | &nvram_writew, |
579 | e1bb04f7 | bellard | &nvram_writel, |
580 | e1bb04f7 | bellard | }; |
581 | e1bb04f7 | bellard | |
582 | d60efc6b | Blue Swirl | static CPUReadMemoryFunc * const nvram_read[] = { |
583 | e1bb04f7 | bellard | &nvram_readb, |
584 | e1bb04f7 | bellard | &nvram_readw, |
585 | e1bb04f7 | bellard | &nvram_readl, |
586 | e1bb04f7 | bellard | }; |
587 | 819385c5 | bellard | |
588 | 3ccacc4a | blueswir1 | static void m48t59_save(QEMUFile *f, void *opaque) |
589 | 3ccacc4a | blueswir1 | { |
590 | 43a34704 | Blue Swirl | M48t59State *s = opaque; |
591 | 3ccacc4a | blueswir1 | |
592 | 3ccacc4a | blueswir1 | qemu_put_8s(f, &s->lock); |
593 | 3ccacc4a | blueswir1 | qemu_put_be16s(f, &s->addr); |
594 | 3ccacc4a | blueswir1 | qemu_put_buffer(f, s->buffer, s->size); |
595 | 3ccacc4a | blueswir1 | } |
596 | 3ccacc4a | blueswir1 | |
597 | 3ccacc4a | blueswir1 | static int m48t59_load(QEMUFile *f, void *opaque, int version_id) |
598 | 3ccacc4a | blueswir1 | { |
599 | 43a34704 | Blue Swirl | M48t59State *s = opaque; |
600 | 3ccacc4a | blueswir1 | |
601 | 3ccacc4a | blueswir1 | if (version_id != 1) |
602 | 3ccacc4a | blueswir1 | return -EINVAL;
|
603 | 3ccacc4a | blueswir1 | |
604 | 3ccacc4a | blueswir1 | qemu_get_8s(f, &s->lock); |
605 | 3ccacc4a | blueswir1 | qemu_get_be16s(f, &s->addr); |
606 | 3ccacc4a | blueswir1 | qemu_get_buffer(f, s->buffer, s->size); |
607 | 3ccacc4a | blueswir1 | |
608 | 3ccacc4a | blueswir1 | return 0; |
609 | 3ccacc4a | blueswir1 | } |
610 | 3ccacc4a | blueswir1 | |
611 | 43a34704 | Blue Swirl | static void m48t59_reset_common(M48t59State *NVRAM) |
612 | 3ccacc4a | blueswir1 | { |
613 | 6e6b7363 | blueswir1 | NVRAM->addr = 0;
|
614 | 6e6b7363 | blueswir1 | NVRAM->lock = 0;
|
615 | 3ccacc4a | blueswir1 | if (NVRAM->alrm_timer != NULL) |
616 | 3ccacc4a | blueswir1 | qemu_del_timer(NVRAM->alrm_timer); |
617 | 3ccacc4a | blueswir1 | |
618 | 3ccacc4a | blueswir1 | if (NVRAM->wd_timer != NULL) |
619 | 3ccacc4a | blueswir1 | qemu_del_timer(NVRAM->wd_timer); |
620 | 3ccacc4a | blueswir1 | } |
621 | 3ccacc4a | blueswir1 | |
622 | 285e468d | Blue Swirl | static void m48t59_reset_isa(DeviceState *d) |
623 | 285e468d | Blue Swirl | { |
624 | 285e468d | Blue Swirl | M48t59ISAState *isa = container_of(d, M48t59ISAState, busdev.qdev); |
625 | 43a34704 | Blue Swirl | M48t59State *NVRAM = &isa->state; |
626 | 285e468d | Blue Swirl | |
627 | 285e468d | Blue Swirl | m48t59_reset_common(NVRAM); |
628 | 285e468d | Blue Swirl | } |
629 | 285e468d | Blue Swirl | |
630 | 285e468d | Blue Swirl | static void m48t59_reset_sysbus(DeviceState *d) |
631 | 285e468d | Blue Swirl | { |
632 | 285e468d | Blue Swirl | M48t59SysBusState *sys = container_of(d, M48t59SysBusState, busdev.qdev); |
633 | 43a34704 | Blue Swirl | M48t59State *NVRAM = &sys->state; |
634 | 285e468d | Blue Swirl | |
635 | 285e468d | Blue Swirl | m48t59_reset_common(NVRAM); |
636 | 285e468d | Blue Swirl | } |
637 | 285e468d | Blue Swirl | |
638 | a541f297 | bellard | /* Initialisation routine */
|
639 | 43a34704 | Blue Swirl | M48t59State *m48t59_init(qemu_irq IRQ, target_phys_addr_t mem_base, |
640 | 43a34704 | Blue Swirl | uint32_t io_base, uint16_t size, int type)
|
641 | a541f297 | bellard | { |
642 | d27cf0ae | Blue Swirl | DeviceState *dev; |
643 | d27cf0ae | Blue Swirl | SysBusDevice *s; |
644 | f80237d4 | Blue Swirl | M48t59SysBusState *d; |
645 | d27cf0ae | Blue Swirl | |
646 | d27cf0ae | Blue Swirl | dev = qdev_create(NULL, "m48t59"); |
647 | ee6847d1 | Gerd Hoffmann | qdev_prop_set_uint32(dev, "type", type);
|
648 | ee6847d1 | Gerd Hoffmann | qdev_prop_set_uint32(dev, "size", size);
|
649 | ee6847d1 | Gerd Hoffmann | qdev_prop_set_uint32(dev, "io_base", io_base);
|
650 | e23a1b33 | Markus Armbruster | qdev_init_nofail(dev); |
651 | d27cf0ae | Blue Swirl | s = sysbus_from_qdev(dev); |
652 | d27cf0ae | Blue Swirl | sysbus_connect_irq(s, 0, IRQ);
|
653 | 819385c5 | bellard | if (io_base != 0) { |
654 | 819385c5 | bellard | register_ioport_read(io_base, 0x04, 1, NVRAM_readb, s); |
655 | 819385c5 | bellard | register_ioport_write(io_base, 0x04, 1, NVRAM_writeb, s); |
656 | 819385c5 | bellard | } |
657 | e1bb04f7 | bellard | if (mem_base != 0) { |
658 | d27cf0ae | Blue Swirl | sysbus_mmio_map(s, 0, mem_base);
|
659 | e1bb04f7 | bellard | } |
660 | d27cf0ae | Blue Swirl | |
661 | f80237d4 | Blue Swirl | d = FROM_SYSBUS(M48t59SysBusState, s); |
662 | d27cf0ae | Blue Swirl | |
663 | f80237d4 | Blue Swirl | return &d->state;
|
664 | d27cf0ae | Blue Swirl | } |
665 | d27cf0ae | Blue Swirl | |
666 | 43a34704 | Blue Swirl | M48t59State *m48t59_init_isa(uint32_t io_base, uint16_t size, int type)
|
667 | d27cf0ae | Blue Swirl | { |
668 | f80237d4 | Blue Swirl | M48t59ISAState *d; |
669 | f80237d4 | Blue Swirl | ISADevice *dev; |
670 | 43a34704 | Blue Swirl | M48t59State *s; |
671 | f80237d4 | Blue Swirl | |
672 | f80237d4 | Blue Swirl | dev = isa_create("m48t59_isa");
|
673 | f80237d4 | Blue Swirl | qdev_prop_set_uint32(&dev->qdev, "type", type);
|
674 | f80237d4 | Blue Swirl | qdev_prop_set_uint32(&dev->qdev, "size", size);
|
675 | f80237d4 | Blue Swirl | qdev_prop_set_uint32(&dev->qdev, "io_base", io_base);
|
676 | e23a1b33 | Markus Armbruster | qdev_init_nofail(&dev->qdev); |
677 | f80237d4 | Blue Swirl | d = DO_UPCAST(M48t59ISAState, busdev, dev); |
678 | f80237d4 | Blue Swirl | s = &d->state; |
679 | d27cf0ae | Blue Swirl | |
680 | f80237d4 | Blue Swirl | if (io_base != 0) { |
681 | f80237d4 | Blue Swirl | register_ioport_read(io_base, 0x04, 1, NVRAM_readb, s); |
682 | f80237d4 | Blue Swirl | register_ioport_write(io_base, 0x04, 1, NVRAM_writeb, s); |
683 | f80237d4 | Blue Swirl | } |
684 | d27cf0ae | Blue Swirl | |
685 | f80237d4 | Blue Swirl | return s;
|
686 | f80237d4 | Blue Swirl | } |
687 | d27cf0ae | Blue Swirl | |
688 | 43a34704 | Blue Swirl | static void m48t59_init_common(M48t59State *s) |
689 | f80237d4 | Blue Swirl | { |
690 | f80237d4 | Blue Swirl | s->buffer = qemu_mallocz(s->size); |
691 | d27cf0ae | Blue Swirl | if (s->type == 59) { |
692 | 819385c5 | bellard | s->alrm_timer = qemu_new_timer(vm_clock, &alarm_cb, s); |
693 | 819385c5 | bellard | s->wd_timer = qemu_new_timer(vm_clock, &watchdog_cb, s); |
694 | 819385c5 | bellard | } |
695 | f6503059 | balrog | qemu_get_timedate(&s->alarm, 0);
|
696 | 13ab5daa | bellard | |
697 | d27cf0ae | Blue Swirl | register_savevm("m48t59", -1, 1, m48t59_save, m48t59_load, s); |
698 | f80237d4 | Blue Swirl | } |
699 | f80237d4 | Blue Swirl | |
700 | f80237d4 | Blue Swirl | static int m48t59_init_isa1(ISADevice *dev) |
701 | f80237d4 | Blue Swirl | { |
702 | f80237d4 | Blue Swirl | M48t59ISAState *d = DO_UPCAST(M48t59ISAState, busdev, dev); |
703 | 43a34704 | Blue Swirl | M48t59State *s = &d->state; |
704 | f80237d4 | Blue Swirl | |
705 | f80237d4 | Blue Swirl | isa_init_irq(dev, &s->IRQ, 8);
|
706 | f80237d4 | Blue Swirl | m48t59_init_common(s); |
707 | f80237d4 | Blue Swirl | |
708 | 81a322d4 | Gerd Hoffmann | return 0; |
709 | d27cf0ae | Blue Swirl | } |
710 | 3ccacc4a | blueswir1 | |
711 | f80237d4 | Blue Swirl | static int m48t59_init1(SysBusDevice *dev) |
712 | f80237d4 | Blue Swirl | { |
713 | f80237d4 | Blue Swirl | M48t59SysBusState *d = FROM_SYSBUS(M48t59SysBusState, dev); |
714 | 43a34704 | Blue Swirl | M48t59State *s = &d->state; |
715 | f80237d4 | Blue Swirl | int mem_index;
|
716 | f80237d4 | Blue Swirl | |
717 | f80237d4 | Blue Swirl | sysbus_init_irq(dev, &s->IRQ); |
718 | f80237d4 | Blue Swirl | |
719 | f80237d4 | Blue Swirl | mem_index = cpu_register_io_memory(nvram_read, nvram_write, s); |
720 | f80237d4 | Blue Swirl | sysbus_init_mmio(dev, s->size, mem_index); |
721 | f80237d4 | Blue Swirl | m48t59_init_common(s); |
722 | f80237d4 | Blue Swirl | |
723 | f80237d4 | Blue Swirl | return 0; |
724 | f80237d4 | Blue Swirl | } |
725 | f80237d4 | Blue Swirl | |
726 | f80237d4 | Blue Swirl | static ISADeviceInfo m48t59_isa_info = {
|
727 | f80237d4 | Blue Swirl | .init = m48t59_init_isa1, |
728 | f80237d4 | Blue Swirl | .qdev.name = "m48t59_isa",
|
729 | f80237d4 | Blue Swirl | .qdev.size = sizeof(M48t59ISAState),
|
730 | 285e468d | Blue Swirl | .qdev.reset = m48t59_reset_isa, |
731 | f80237d4 | Blue Swirl | .qdev.no_user = 1,
|
732 | f80237d4 | Blue Swirl | .qdev.props = (Property[]) { |
733 | f80237d4 | Blue Swirl | DEFINE_PROP_UINT32("size", M48t59ISAState, state.size, -1), |
734 | f80237d4 | Blue Swirl | DEFINE_PROP_UINT32("type", M48t59ISAState, state.type, -1), |
735 | f80237d4 | Blue Swirl | DEFINE_PROP_HEX32( "io_base", M48t59ISAState, state.io_base, 0), |
736 | f80237d4 | Blue Swirl | DEFINE_PROP_END_OF_LIST(), |
737 | f80237d4 | Blue Swirl | } |
738 | f80237d4 | Blue Swirl | }; |
739 | f80237d4 | Blue Swirl | |
740 | ee6847d1 | Gerd Hoffmann | static SysBusDeviceInfo m48t59_info = {
|
741 | ee6847d1 | Gerd Hoffmann | .init = m48t59_init1, |
742 | ee6847d1 | Gerd Hoffmann | .qdev.name = "m48t59",
|
743 | f80237d4 | Blue Swirl | .qdev.size = sizeof(M48t59SysBusState),
|
744 | 285e468d | Blue Swirl | .qdev.reset = m48t59_reset_sysbus, |
745 | ee6847d1 | Gerd Hoffmann | .qdev.props = (Property[]) { |
746 | f80237d4 | Blue Swirl | DEFINE_PROP_UINT32("size", M48t59SysBusState, state.size, -1), |
747 | f80237d4 | Blue Swirl | DEFINE_PROP_UINT32("type", M48t59SysBusState, state.type, -1), |
748 | f80237d4 | Blue Swirl | DEFINE_PROP_HEX32( "io_base", M48t59SysBusState, state.io_base, 0), |
749 | 01274424 | Gerd Hoffmann | DEFINE_PROP_END_OF_LIST(), |
750 | ee6847d1 | Gerd Hoffmann | } |
751 | ee6847d1 | Gerd Hoffmann | }; |
752 | ee6847d1 | Gerd Hoffmann | |
753 | d27cf0ae | Blue Swirl | static void m48t59_register_devices(void) |
754 | d27cf0ae | Blue Swirl | { |
755 | ee6847d1 | Gerd Hoffmann | sysbus_register_withprop(&m48t59_info); |
756 | f80237d4 | Blue Swirl | isa_qdev_register(&m48t59_isa_info); |
757 | a541f297 | bellard | } |
758 | d27cf0ae | Blue Swirl | |
759 | d27cf0ae | Blue Swirl | device_init(m48t59_register_devices) |