root / target-mips / translate_init.c @ 4759513b
History | View | Annotate | Download (6.9 kB)
1 |
/*
|
---|---|
2 |
* MIPS emulation for qemu: CPU initialisation routines.
|
3 |
*
|
4 |
* Copyright (c) 2004-2005 Jocelyn Mayer
|
5 |
* Copyright (c) 2007 Herve Poussineau
|
6 |
*
|
7 |
* This library is free software; you can redistribute it and/or
|
8 |
* modify it under the terms of the GNU Lesser General Public
|
9 |
* License as published by the Free Software Foundation; either
|
10 |
* version 2 of the License, or (at your option) any later version.
|
11 |
*
|
12 |
* This library is distributed in the hope that it will be useful,
|
13 |
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
14 |
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
15 |
* Lesser General Public License for more details.
|
16 |
*
|
17 |
* You should have received a copy of the GNU Lesser General Public
|
18 |
* License along with this library; if not, write to the Free Software
|
19 |
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
20 |
*/
|
21 |
|
22 |
/* CPU / CPU family specific config register values. */
|
23 |
|
24 |
/* Have config1, is MIPS32R1, uses TLB, no virtual icache,
|
25 |
uncached coherency */
|
26 |
#define MIPS_CONFIG0 \
|
27 |
((1 << CP0C0_M) | (0x0 << CP0C0_K23) | (0x0 << CP0C0_KU) | \ |
28 |
(0x0 << CP0C0_AT) | (0x0 << CP0C0_AR) | (0x1 << CP0C0_MT) | \ |
29 |
(0x2 << CP0C0_K0))
|
30 |
|
31 |
/* Have config2, 64 sets Icache, 16 bytes Icache line,
|
32 |
2-way Icache, 64 sets Dcache, 16 bytes Dcache line, 2-way Dcache,
|
33 |
no coprocessor2 attached, no MDMX support attached,
|
34 |
no performance counters, watch registers present,
|
35 |
no code compression, EJTAG present, no FPU */
|
36 |
#define MIPS_CONFIG1 \
|
37 |
((1 << CP0C1_M) | \
|
38 |
(0x0 << CP0C1_IS) | (0x3 << CP0C1_IL) | (0x1 << CP0C1_IA) | \ |
39 |
(0x0 << CP0C1_DS) | (0x3 << CP0C1_DL) | (0x1 << CP0C1_DA) | \ |
40 |
(0 << CP0C1_C2) | (0 << CP0C1_MD) | (0 << CP0C1_PC) | \ |
41 |
(1 << CP0C1_WR) | (0 << CP0C1_CA) | (1 << CP0C1_EP) | \ |
42 |
(0 << CP0C1_FP))
|
43 |
|
44 |
/* Have config3, no tertiary/secondary caches implemented */
|
45 |
#define MIPS_CONFIG2 \
|
46 |
((1 << CP0C2_M))
|
47 |
|
48 |
/* No config4, no DSP ASE, no large physaddr,
|
49 |
no external interrupt controller, no vectored interupts,
|
50 |
no 1kb pages, no MT ASE, no SmartMIPS ASE, no trace logic */
|
51 |
#define MIPS_CONFIG3 \
|
52 |
((0 << CP0C3_M) | (0 << CP0C3_DSPP) | (0 << CP0C3_LPA) | \ |
53 |
(0 << CP0C3_VEIC) | (0 << CP0C3_VInt) | (0 << CP0C3_SP) | \ |
54 |
(0 << CP0C3_MT) | (0 << CP0C3_SM) | (0 << CP0C3_TL)) |
55 |
|
56 |
/* Define a implementation number of 1.
|
57 |
Define a major version 1, minor version 0. */
|
58 |
#define MIPS_FCR0 ((0 << FCR0_S) | (0x1 << FCR0_PRID) | (0x10 << FCR0_REV)) |
59 |
|
60 |
|
61 |
struct mips_def_t {
|
62 |
const unsigned char *name; |
63 |
int32_t CP0_PRid; |
64 |
int32_t CP0_Config0; |
65 |
int32_t CP0_Config1; |
66 |
int32_t CP0_Config2; |
67 |
int32_t CP0_Config3; |
68 |
int32_t CP0_Config6; |
69 |
int32_t CP0_Config7; |
70 |
int32_t SYNCI_Step; |
71 |
int32_t CCRes; |
72 |
int32_t Status_rw_bitmask; |
73 |
int32_t CP1_fcr0; |
74 |
}; |
75 |
|
76 |
/*****************************************************************************/
|
77 |
/* MIPS CPU definitions */
|
78 |
static mips_def_t mips_defs[] =
|
79 |
{ |
80 |
#ifndef TARGET_MIPS64
|
81 |
{ |
82 |
.name = "4Kc",
|
83 |
.CP0_PRid = 0x00018000,
|
84 |
.CP0_Config0 = MIPS_CONFIG0, |
85 |
.CP0_Config1 = MIPS_CONFIG1 | (15 << CP0C1_MMU),
|
86 |
.CP0_Config2 = MIPS_CONFIG2, |
87 |
.CP0_Config3 = MIPS_CONFIG3, |
88 |
.SYNCI_Step = 32,
|
89 |
.CCRes = 2,
|
90 |
.Status_rw_bitmask = 0x3278FF17,
|
91 |
}, |
92 |
{ |
93 |
.name = "4KEcR1",
|
94 |
.CP0_PRid = 0x00018400,
|
95 |
.CP0_Config0 = MIPS_CONFIG0, |
96 |
.CP0_Config1 = MIPS_CONFIG1 | (15 << CP0C1_MMU),
|
97 |
.CP0_Config2 = MIPS_CONFIG2, |
98 |
.CP0_Config3 = MIPS_CONFIG3, |
99 |
.SYNCI_Step = 32,
|
100 |
.CCRes = 2,
|
101 |
.Status_rw_bitmask = 0x3278FF17,
|
102 |
}, |
103 |
{ |
104 |
.name = "4KEc",
|
105 |
.CP0_PRid = 0x00019000,
|
106 |
.CP0_Config0 = MIPS_CONFIG0 | (0x1 << CP0C0_AR),
|
107 |
.CP0_Config1 = MIPS_CONFIG1 | (15 << CP0C1_MMU),
|
108 |
.CP0_Config2 = MIPS_CONFIG2, |
109 |
.CP0_Config3 = MIPS_CONFIG3, |
110 |
.SYNCI_Step = 32,
|
111 |
.CCRes = 2,
|
112 |
.Status_rw_bitmask = 0x3278FF17,
|
113 |
}, |
114 |
{ |
115 |
.name = "24Kc",
|
116 |
.CP0_PRid = 0x00019300,
|
117 |
.CP0_Config0 = MIPS_CONFIG0 | (0x1 << CP0C0_AR),
|
118 |
.CP0_Config1 = MIPS_CONFIG1 | (15 << CP0C1_MMU),
|
119 |
.CP0_Config2 = MIPS_CONFIG2, |
120 |
.CP0_Config3 = MIPS_CONFIG3, |
121 |
.SYNCI_Step = 32,
|
122 |
.CCRes = 2,
|
123 |
.Status_rw_bitmask = 0x3278FF17,
|
124 |
}, |
125 |
{ |
126 |
.name = "24Kf",
|
127 |
.CP0_PRid = 0x00019300,
|
128 |
.CP0_Config0 = MIPS_CONFIG0 | (0x1 << CP0C0_AR),
|
129 |
.CP0_Config1 = MIPS_CONFIG1 | (1 << CP0C1_FP) | (15 << CP0C1_MMU), |
130 |
.CP0_Config2 = MIPS_CONFIG2, |
131 |
.CP0_Config3 = MIPS_CONFIG3, |
132 |
.SYNCI_Step = 32,
|
133 |
.CCRes = 2,
|
134 |
.Status_rw_bitmask = 0x3678FF17,
|
135 |
.CP1_fcr0 = (1 << FCR0_F64) | (1 << FCR0_L) | (1 << FCR0_W) | |
136 |
(1 << FCR0_D) | (1 << FCR0_S) | (0x93 << FCR0_PRID), |
137 |
}, |
138 |
#else
|
139 |
{ |
140 |
.name = "R4000",
|
141 |
.CP0_PRid = 0x00000400,
|
142 |
.CP0_Config0 = MIPS_CONFIG0 | (0x2 << CP0C0_AT),
|
143 |
.CP0_Config1 = MIPS_CONFIG1 | (1 << CP0C1_FP) | (47 << CP0C1_MMU), |
144 |
.CP0_Config2 = MIPS_CONFIG2, |
145 |
.CP0_Config3 = MIPS_CONFIG3, |
146 |
.SYNCI_Step = 16,
|
147 |
.CCRes = 2,
|
148 |
.Status_rw_bitmask = 0x3678FFFF,
|
149 |
.CP1_fcr0 = (1 << FCR0_F64) | (1 << FCR0_L) | (1 << FCR0_W) | |
150 |
(1 << FCR0_D) | (1 << FCR0_S) | |
151 |
(0x4 << FCR0_PRID) | (0x0 << FCR0_REV), |
152 |
}, |
153 |
#endif
|
154 |
}; |
155 |
|
156 |
int mips_find_by_name (const unsigned char *name, mips_def_t **def) |
157 |
{ |
158 |
int i, ret;
|
159 |
|
160 |
ret = -1;
|
161 |
*def = NULL;
|
162 |
for (i = 0; i < sizeof(mips_defs) / sizeof(mips_defs[0]); i++) { |
163 |
if (strcasecmp(name, mips_defs[i].name) == 0) { |
164 |
*def = &mips_defs[i]; |
165 |
ret = 0;
|
166 |
break;
|
167 |
} |
168 |
} |
169 |
|
170 |
return ret;
|
171 |
} |
172 |
|
173 |
void mips_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, ...)) |
174 |
{ |
175 |
int i;
|
176 |
|
177 |
for (i = 0; i < sizeof(mips_defs) / sizeof(mips_defs[0]); i++) { |
178 |
(*cpu_fprintf)(f, "MIPS '%s'\n",
|
179 |
mips_defs[i].name); |
180 |
} |
181 |
} |
182 |
|
183 |
int cpu_mips_register (CPUMIPSState *env, mips_def_t *def)
|
184 |
{ |
185 |
if (!def)
|
186 |
cpu_abort(env, "Unable to find MIPS CPU definition\n");
|
187 |
env->CP0_PRid = def->CP0_PRid; |
188 |
#ifdef TARGET_WORDS_BIGENDIAN
|
189 |
env->CP0_Config0 = def->CP0_Config0 | (1 << CP0C0_BE);
|
190 |
#else
|
191 |
env->CP0_Config0 = def->CP0_Config0; |
192 |
#endif
|
193 |
env->CP0_Config1 = def->CP0_Config1; |
194 |
env->CP0_Config2 = def->CP0_Config2; |
195 |
env->CP0_Config3 = def->CP0_Config3; |
196 |
env->CP0_Config6 = def->CP0_Config6; |
197 |
env->CP0_Config7 = def->CP0_Config7; |
198 |
env->SYNCI_Step = def->SYNCI_Step; |
199 |
env->CCRes = def->CCRes; |
200 |
env->Status_rw_bitmask = def->Status_rw_bitmask; |
201 |
env->fcr0 = def->CP1_fcr0; |
202 |
#if defined (MIPS_USES_R4K_TLB)
|
203 |
env->nb_tlb = 1 + ((def->CP0_Config1 >> CP0C1_MMU) & 63); |
204 |
env->CP0_Random = env->nb_tlb - 1;
|
205 |
env->tlb_in_use = env->nb_tlb; |
206 |
#endif
|
207 |
return 0; |
208 |
} |