Revision 4a2ba232 target-sparc/translate.c
| b/target-sparc/translate.c | ||
|---|---|---|
| 2067 | 2067 |
case 0x10 ... 0x1f: /* implementation-dependent in the |
| 2068 | 2068 |
SPARCv8 manual, rdy on the |
| 2069 | 2069 |
microSPARC II */ |
| 2070 |
/* Read Asr17 */ |
|
| 2071 |
if (rs1 == 0x11 && dc->def->features & CPU_FEATURE_ASR17) {
|
|
| 2072 |
TCGv r_const; |
|
| 2073 |
|
|
| 2074 |
/* Read Asr17 for a Leon3 monoprocessor */ |
|
| 2075 |
r_const = tcg_const_tl((1 << 8) |
|
| 2076 |
| (dc->def->nwindows - 1)); |
|
| 2077 |
gen_movl_TN_reg(rd, r_const); |
|
| 2078 |
tcg_temp_free(r_const); |
|
| 2079 |
break; |
|
| 2080 |
} |
|
| 2070 | 2081 |
#endif |
| 2071 | 2082 |
gen_movl_TN_reg(rd, cpu_y); |
| 2072 | 2083 |
break; |
Also available in: Unified diff