Statistics
| Branch: | Revision:

root / arch_init.c @ 4a942cea

History | View | Annotate | Download (11.8 kB)

1 ad96090a Blue Swirl
/*
2 ad96090a Blue Swirl
 * QEMU System Emulator
3 ad96090a Blue Swirl
 *
4 ad96090a Blue Swirl
 * Copyright (c) 2003-2008 Fabrice Bellard
5 ad96090a Blue Swirl
 *
6 ad96090a Blue Swirl
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 ad96090a Blue Swirl
 * of this software and associated documentation files (the "Software"), to deal
8 ad96090a Blue Swirl
 * in the Software without restriction, including without limitation the rights
9 ad96090a Blue Swirl
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 ad96090a Blue Swirl
 * copies of the Software, and to permit persons to whom the Software is
11 ad96090a Blue Swirl
 * furnished to do so, subject to the following conditions:
12 ad96090a Blue Swirl
 *
13 ad96090a Blue Swirl
 * The above copyright notice and this permission notice shall be included in
14 ad96090a Blue Swirl
 * all copies or substantial portions of the Software.
15 ad96090a Blue Swirl
 *
16 ad96090a Blue Swirl
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 ad96090a Blue Swirl
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 ad96090a Blue Swirl
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 ad96090a Blue Swirl
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 ad96090a Blue Swirl
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 ad96090a Blue Swirl
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 ad96090a Blue Swirl
 * THE SOFTWARE.
23 ad96090a Blue Swirl
 */
24 ad96090a Blue Swirl
#include <stdint.h>
25 ad96090a Blue Swirl
#include <stdarg.h>
26 ad96090a Blue Swirl
#ifndef _WIN32
27 1c47cb16 Blue Swirl
#include <sys/types.h>
28 ad96090a Blue Swirl
#include <sys/mman.h>
29 ad96090a Blue Swirl
#endif
30 ad96090a Blue Swirl
#include "config.h"
31 ad96090a Blue Swirl
#include "monitor.h"
32 ad96090a Blue Swirl
#include "sysemu.h"
33 ad96090a Blue Swirl
#include "arch_init.h"
34 ad96090a Blue Swirl
#include "audio/audio.h"
35 ad96090a Blue Swirl
#include "hw/pc.h"
36 ad96090a Blue Swirl
#include "hw/pci.h"
37 ad96090a Blue Swirl
#include "hw/audiodev.h"
38 ad96090a Blue Swirl
#include "kvm.h"
39 ad96090a Blue Swirl
#include "migration.h"
40 ad96090a Blue Swirl
#include "net.h"
41 ad96090a Blue Swirl
#include "gdbstub.h"
42 ad96090a Blue Swirl
#include "hw/smbios.h"
43 ad96090a Blue Swirl
44 ad96090a Blue Swirl
#ifdef TARGET_SPARC
45 ad96090a Blue Swirl
int graphic_width = 1024;
46 ad96090a Blue Swirl
int graphic_height = 768;
47 ad96090a Blue Swirl
int graphic_depth = 8;
48 ad96090a Blue Swirl
#else
49 ad96090a Blue Swirl
int graphic_width = 800;
50 ad96090a Blue Swirl
int graphic_height = 600;
51 ad96090a Blue Swirl
int graphic_depth = 15;
52 ad96090a Blue Swirl
#endif
53 ad96090a Blue Swirl
54 ad96090a Blue Swirl
const char arch_config_name[] = CONFIG_QEMU_CONFDIR "/target-" TARGET_ARCH ".conf";
55 ad96090a Blue Swirl
56 ad96090a Blue Swirl
#if defined(TARGET_ALPHA)
57 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_ALPHA
58 ad96090a Blue Swirl
#elif defined(TARGET_ARM)
59 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_ARM
60 ad96090a Blue Swirl
#elif defined(TARGET_CRIS)
61 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_CRIS
62 ad96090a Blue Swirl
#elif defined(TARGET_I386)
63 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_I386
64 ad96090a Blue Swirl
#elif defined(TARGET_M68K)
65 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_M68K
66 ad96090a Blue Swirl
#elif defined(TARGET_MICROBLAZE)
67 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_MICROBLAZE
68 ad96090a Blue Swirl
#elif defined(TARGET_MIPS)
69 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_MIPS
70 ad96090a Blue Swirl
#elif defined(TARGET_PPC)
71 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_PPC
72 ad96090a Blue Swirl
#elif defined(TARGET_S390X)
73 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_S390X
74 ad96090a Blue Swirl
#elif defined(TARGET_SH4)
75 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_SH4
76 ad96090a Blue Swirl
#elif defined(TARGET_SPARC)
77 ad96090a Blue Swirl
#define QEMU_ARCH QEMU_ARCH_SPARC
78 ad96090a Blue Swirl
#endif
79 ad96090a Blue Swirl
80 ad96090a Blue Swirl
const uint32_t arch_type = QEMU_ARCH;
81 ad96090a Blue Swirl
82 ad96090a Blue Swirl
/***********************************************************/
83 ad96090a Blue Swirl
/* ram save/restore */
84 ad96090a Blue Swirl
85 ad96090a Blue Swirl
#define RAM_SAVE_FLAG_FULL        0x01 /* Obsolete, not used anymore */
86 ad96090a Blue Swirl
#define RAM_SAVE_FLAG_COMPRESS        0x02
87 ad96090a Blue Swirl
#define RAM_SAVE_FLAG_MEM_SIZE        0x04
88 ad96090a Blue Swirl
#define RAM_SAVE_FLAG_PAGE        0x08
89 ad96090a Blue Swirl
#define RAM_SAVE_FLAG_EOS        0x10
90 ad96090a Blue Swirl
91 ad96090a Blue Swirl
static int is_dup_page(uint8_t *page, uint8_t ch)
92 ad96090a Blue Swirl
{
93 ad96090a Blue Swirl
    uint32_t val = ch << 24 | ch << 16 | ch << 8 | ch;
94 ad96090a Blue Swirl
    uint32_t *array = (uint32_t *)page;
95 ad96090a Blue Swirl
    int i;
96 ad96090a Blue Swirl
97 ad96090a Blue Swirl
    for (i = 0; i < (TARGET_PAGE_SIZE / 4); i++) {
98 ad96090a Blue Swirl
        if (array[i] != val) {
99 ad96090a Blue Swirl
            return 0;
100 ad96090a Blue Swirl
        }
101 ad96090a Blue Swirl
    }
102 ad96090a Blue Swirl
103 ad96090a Blue Swirl
    return 1;
104 ad96090a Blue Swirl
}
105 ad96090a Blue Swirl
106 ad96090a Blue Swirl
static int ram_save_block(QEMUFile *f)
107 ad96090a Blue Swirl
{
108 ad96090a Blue Swirl
    static ram_addr_t current_addr = 0;
109 ad96090a Blue Swirl
    ram_addr_t saved_addr = current_addr;
110 ad96090a Blue Swirl
    ram_addr_t addr = 0;
111 3fc250b4 Pierre Riteau
    int bytes_sent = 0;
112 ad96090a Blue Swirl
113 f471a17e Alex Williamson
    while (addr < ram_list.last_offset) {
114 ad96090a Blue Swirl
        if (cpu_physical_memory_get_dirty(current_addr, MIGRATION_DIRTY_FLAG)) {
115 ad96090a Blue Swirl
            uint8_t *p;
116 ad96090a Blue Swirl
117 ad96090a Blue Swirl
            cpu_physical_memory_reset_dirty(current_addr,
118 ad96090a Blue Swirl
                                            current_addr + TARGET_PAGE_SIZE,
119 ad96090a Blue Swirl
                                            MIGRATION_DIRTY_FLAG);
120 ad96090a Blue Swirl
121 ad96090a Blue Swirl
            p = qemu_get_ram_ptr(current_addr);
122 ad96090a Blue Swirl
123 ad96090a Blue Swirl
            if (is_dup_page(p, *p)) {
124 ad96090a Blue Swirl
                qemu_put_be64(f, current_addr | RAM_SAVE_FLAG_COMPRESS);
125 ad96090a Blue Swirl
                qemu_put_byte(f, *p);
126 3fc250b4 Pierre Riteau
                bytes_sent = 1;
127 ad96090a Blue Swirl
            } else {
128 ad96090a Blue Swirl
                qemu_put_be64(f, current_addr | RAM_SAVE_FLAG_PAGE);
129 ad96090a Blue Swirl
                qemu_put_buffer(f, p, TARGET_PAGE_SIZE);
130 3fc250b4 Pierre Riteau
                bytes_sent = TARGET_PAGE_SIZE;
131 ad96090a Blue Swirl
            }
132 ad96090a Blue Swirl
133 ad96090a Blue Swirl
            break;
134 ad96090a Blue Swirl
        }
135 ad96090a Blue Swirl
        addr += TARGET_PAGE_SIZE;
136 f471a17e Alex Williamson
        current_addr = (saved_addr + addr) % ram_list.last_offset;
137 ad96090a Blue Swirl
    }
138 ad96090a Blue Swirl
139 3fc250b4 Pierre Riteau
    return bytes_sent;
140 ad96090a Blue Swirl
}
141 ad96090a Blue Swirl
142 ad96090a Blue Swirl
static uint64_t bytes_transferred;
143 ad96090a Blue Swirl
144 ad96090a Blue Swirl
static ram_addr_t ram_save_remaining(void)
145 ad96090a Blue Swirl
{
146 ad96090a Blue Swirl
    ram_addr_t addr;
147 ad96090a Blue Swirl
    ram_addr_t count = 0;
148 ad96090a Blue Swirl
149 f471a17e Alex Williamson
    for (addr = 0; addr < ram_list.last_offset; addr += TARGET_PAGE_SIZE) {
150 ad96090a Blue Swirl
        if (cpu_physical_memory_get_dirty(addr, MIGRATION_DIRTY_FLAG)) {
151 ad96090a Blue Swirl
            count++;
152 ad96090a Blue Swirl
        }
153 ad96090a Blue Swirl
    }
154 ad96090a Blue Swirl
155 ad96090a Blue Swirl
    return count;
156 ad96090a Blue Swirl
}
157 ad96090a Blue Swirl
158 ad96090a Blue Swirl
uint64_t ram_bytes_remaining(void)
159 ad96090a Blue Swirl
{
160 ad96090a Blue Swirl
    return ram_save_remaining() * TARGET_PAGE_SIZE;
161 ad96090a Blue Swirl
}
162 ad96090a Blue Swirl
163 ad96090a Blue Swirl
uint64_t ram_bytes_transferred(void)
164 ad96090a Blue Swirl
{
165 ad96090a Blue Swirl
    return bytes_transferred;
166 ad96090a Blue Swirl
}
167 ad96090a Blue Swirl
168 ad96090a Blue Swirl
uint64_t ram_bytes_total(void)
169 ad96090a Blue Swirl
{
170 f471a17e Alex Williamson
    return ram_list.last_offset;
171 ad96090a Blue Swirl
}
172 ad96090a Blue Swirl
173 ad96090a Blue Swirl
int ram_save_live(Monitor *mon, QEMUFile *f, int stage, void *opaque)
174 ad96090a Blue Swirl
{
175 ad96090a Blue Swirl
    ram_addr_t addr;
176 ad96090a Blue Swirl
    uint64_t bytes_transferred_last;
177 ad96090a Blue Swirl
    double bwidth = 0;
178 ad96090a Blue Swirl
    uint64_t expected_time = 0;
179 ad96090a Blue Swirl
180 ad96090a Blue Swirl
    if (stage < 0) {
181 ad96090a Blue Swirl
        cpu_physical_memory_set_dirty_tracking(0);
182 ad96090a Blue Swirl
        return 0;
183 ad96090a Blue Swirl
    }
184 ad96090a Blue Swirl
185 ad96090a Blue Swirl
    if (cpu_physical_sync_dirty_bitmap(0, TARGET_PHYS_ADDR_MAX) != 0) {
186 ad96090a Blue Swirl
        qemu_file_set_error(f);
187 ad96090a Blue Swirl
        return 0;
188 ad96090a Blue Swirl
    }
189 ad96090a Blue Swirl
190 ad96090a Blue Swirl
    if (stage == 1) {
191 ad96090a Blue Swirl
        bytes_transferred = 0;
192 ad96090a Blue Swirl
193 ad96090a Blue Swirl
        /* Make sure all dirty bits are set */
194 f471a17e Alex Williamson
        for (addr = 0; addr < ram_list.last_offset; addr += TARGET_PAGE_SIZE) {
195 ad96090a Blue Swirl
            if (!cpu_physical_memory_get_dirty(addr, MIGRATION_DIRTY_FLAG)) {
196 ad96090a Blue Swirl
                cpu_physical_memory_set_dirty(addr);
197 ad96090a Blue Swirl
            }
198 ad96090a Blue Swirl
        }
199 ad96090a Blue Swirl
200 ad96090a Blue Swirl
        /* Enable dirty memory tracking */
201 ad96090a Blue Swirl
        cpu_physical_memory_set_dirty_tracking(1);
202 ad96090a Blue Swirl
203 f471a17e Alex Williamson
        qemu_put_be64(f, ram_list.last_offset | RAM_SAVE_FLAG_MEM_SIZE);
204 ad96090a Blue Swirl
    }
205 ad96090a Blue Swirl
206 ad96090a Blue Swirl
    bytes_transferred_last = bytes_transferred;
207 ad96090a Blue Swirl
    bwidth = qemu_get_clock_ns(rt_clock);
208 ad96090a Blue Swirl
209 ad96090a Blue Swirl
    while (!qemu_file_rate_limit(f)) {
210 3fc250b4 Pierre Riteau
        int bytes_sent;
211 ad96090a Blue Swirl
212 3fc250b4 Pierre Riteau
        bytes_sent = ram_save_block(f);
213 3fc250b4 Pierre Riteau
        bytes_transferred += bytes_sent;
214 3fc250b4 Pierre Riteau
        if (bytes_sent == 0) { /* no more blocks */
215 ad96090a Blue Swirl
            break;
216 ad96090a Blue Swirl
        }
217 ad96090a Blue Swirl
    }
218 ad96090a Blue Swirl
219 ad96090a Blue Swirl
    bwidth = qemu_get_clock_ns(rt_clock) - bwidth;
220 ad96090a Blue Swirl
    bwidth = (bytes_transferred - bytes_transferred_last) / bwidth;
221 ad96090a Blue Swirl
222 ad96090a Blue Swirl
    /* if we haven't transferred anything this round, force expected_time to a
223 ad96090a Blue Swirl
     * a very high value, but without crashing */
224 ad96090a Blue Swirl
    if (bwidth == 0) {
225 ad96090a Blue Swirl
        bwidth = 0.000001;
226 ad96090a Blue Swirl
    }
227 ad96090a Blue Swirl
228 ad96090a Blue Swirl
    /* try transferring iterative blocks of memory */
229 ad96090a Blue Swirl
    if (stage == 3) {
230 3fc250b4 Pierre Riteau
        int bytes_sent;
231 3fc250b4 Pierre Riteau
232 ad96090a Blue Swirl
        /* flush all remaining blocks regardless of rate limiting */
233 3fc250b4 Pierre Riteau
        while ((bytes_sent = ram_save_block(f)) != 0) {
234 3fc250b4 Pierre Riteau
            bytes_transferred += bytes_sent;
235 ad96090a Blue Swirl
        }
236 ad96090a Blue Swirl
        cpu_physical_memory_set_dirty_tracking(0);
237 ad96090a Blue Swirl
    }
238 ad96090a Blue Swirl
239 ad96090a Blue Swirl
    qemu_put_be64(f, RAM_SAVE_FLAG_EOS);
240 ad96090a Blue Swirl
241 ad96090a Blue Swirl
    expected_time = ram_save_remaining() * TARGET_PAGE_SIZE / bwidth;
242 ad96090a Blue Swirl
243 ad96090a Blue Swirl
    return (stage == 2) && (expected_time <= migrate_max_downtime());
244 ad96090a Blue Swirl
}
245 ad96090a Blue Swirl
246 ad96090a Blue Swirl
int ram_load(QEMUFile *f, void *opaque, int version_id)
247 ad96090a Blue Swirl
{
248 ad96090a Blue Swirl
    ram_addr_t addr;
249 ad96090a Blue Swirl
    int flags;
250 ad96090a Blue Swirl
251 ad96090a Blue Swirl
    if (version_id != 3) {
252 ad96090a Blue Swirl
        return -EINVAL;
253 ad96090a Blue Swirl
    }
254 ad96090a Blue Swirl
255 ad96090a Blue Swirl
    do {
256 ad96090a Blue Swirl
        addr = qemu_get_be64(f);
257 ad96090a Blue Swirl
258 ad96090a Blue Swirl
        flags = addr & ~TARGET_PAGE_MASK;
259 ad96090a Blue Swirl
        addr &= TARGET_PAGE_MASK;
260 ad96090a Blue Swirl
261 ad96090a Blue Swirl
        if (flags & RAM_SAVE_FLAG_MEM_SIZE) {
262 f471a17e Alex Williamson
            if (addr != ram_list.last_offset) {
263 ad96090a Blue Swirl
                return -EINVAL;
264 ad96090a Blue Swirl
            }
265 ad96090a Blue Swirl
        }
266 ad96090a Blue Swirl
267 ad96090a Blue Swirl
        if (flags & RAM_SAVE_FLAG_COMPRESS) {
268 ad96090a Blue Swirl
            uint8_t ch = qemu_get_byte(f);
269 ad96090a Blue Swirl
            memset(qemu_get_ram_ptr(addr), ch, TARGET_PAGE_SIZE);
270 ad96090a Blue Swirl
#ifndef _WIN32
271 ad96090a Blue Swirl
            if (ch == 0 &&
272 ad96090a Blue Swirl
                (!kvm_enabled() || kvm_has_sync_mmu())) {
273 ad96090a Blue Swirl
                madvise(qemu_get_ram_ptr(addr), TARGET_PAGE_SIZE,
274 ad96090a Blue Swirl
                        MADV_DONTNEED);
275 ad96090a Blue Swirl
            }
276 ad96090a Blue Swirl
#endif
277 ad96090a Blue Swirl
        } else if (flags & RAM_SAVE_FLAG_PAGE) {
278 ad96090a Blue Swirl
            qemu_get_buffer(f, qemu_get_ram_ptr(addr), TARGET_PAGE_SIZE);
279 ad96090a Blue Swirl
        }
280 ad96090a Blue Swirl
        if (qemu_file_has_error(f)) {
281 ad96090a Blue Swirl
            return -EIO;
282 ad96090a Blue Swirl
        }
283 ad96090a Blue Swirl
    } while (!(flags & RAM_SAVE_FLAG_EOS));
284 ad96090a Blue Swirl
285 ad96090a Blue Swirl
    return 0;
286 ad96090a Blue Swirl
}
287 ad96090a Blue Swirl
288 ad96090a Blue Swirl
void qemu_service_io(void)
289 ad96090a Blue Swirl
{
290 ad96090a Blue Swirl
    qemu_notify_event();
291 ad96090a Blue Swirl
}
292 ad96090a Blue Swirl
293 ad96090a Blue Swirl
#ifdef HAS_AUDIO
294 ad96090a Blue Swirl
struct soundhw soundhw[] = {
295 ad96090a Blue Swirl
#ifdef HAS_AUDIO_CHOICE
296 ad96090a Blue Swirl
#if defined(TARGET_I386) || defined(TARGET_MIPS)
297 ad96090a Blue Swirl
    {
298 ad96090a Blue Swirl
        "pcspk",
299 ad96090a Blue Swirl
        "PC speaker",
300 ad96090a Blue Swirl
        0,
301 ad96090a Blue Swirl
        1,
302 ad96090a Blue Swirl
        { .init_isa = pcspk_audio_init }
303 ad96090a Blue Swirl
    },
304 ad96090a Blue Swirl
#endif
305 ad96090a Blue Swirl
306 ad96090a Blue Swirl
#ifdef CONFIG_SB16
307 ad96090a Blue Swirl
    {
308 ad96090a Blue Swirl
        "sb16",
309 ad96090a Blue Swirl
        "Creative Sound Blaster 16",
310 ad96090a Blue Swirl
        0,
311 ad96090a Blue Swirl
        1,
312 ad96090a Blue Swirl
        { .init_isa = SB16_init }
313 ad96090a Blue Swirl
    },
314 ad96090a Blue Swirl
#endif
315 ad96090a Blue Swirl
316 ad96090a Blue Swirl
#ifdef CONFIG_CS4231A
317 ad96090a Blue Swirl
    {
318 ad96090a Blue Swirl
        "cs4231a",
319 ad96090a Blue Swirl
        "CS4231A",
320 ad96090a Blue Swirl
        0,
321 ad96090a Blue Swirl
        1,
322 ad96090a Blue Swirl
        { .init_isa = cs4231a_init }
323 ad96090a Blue Swirl
    },
324 ad96090a Blue Swirl
#endif
325 ad96090a Blue Swirl
326 ad96090a Blue Swirl
#ifdef CONFIG_ADLIB
327 ad96090a Blue Swirl
    {
328 ad96090a Blue Swirl
        "adlib",
329 ad96090a Blue Swirl
#ifdef HAS_YMF262
330 ad96090a Blue Swirl
        "Yamaha YMF262 (OPL3)",
331 ad96090a Blue Swirl
#else
332 ad96090a Blue Swirl
        "Yamaha YM3812 (OPL2)",
333 ad96090a Blue Swirl
#endif
334 ad96090a Blue Swirl
        0,
335 ad96090a Blue Swirl
        1,
336 ad96090a Blue Swirl
        { .init_isa = Adlib_init }
337 ad96090a Blue Swirl
    },
338 ad96090a Blue Swirl
#endif
339 ad96090a Blue Swirl
340 ad96090a Blue Swirl
#ifdef CONFIG_GUS
341 ad96090a Blue Swirl
    {
342 ad96090a Blue Swirl
        "gus",
343 ad96090a Blue Swirl
        "Gravis Ultrasound GF1",
344 ad96090a Blue Swirl
        0,
345 ad96090a Blue Swirl
        1,
346 ad96090a Blue Swirl
        { .init_isa = GUS_init }
347 ad96090a Blue Swirl
    },
348 ad96090a Blue Swirl
#endif
349 ad96090a Blue Swirl
350 ad96090a Blue Swirl
#ifdef CONFIG_AC97
351 ad96090a Blue Swirl
    {
352 ad96090a Blue Swirl
        "ac97",
353 ad96090a Blue Swirl
        "Intel 82801AA AC97 Audio",
354 ad96090a Blue Swirl
        0,
355 ad96090a Blue Swirl
        0,
356 ad96090a Blue Swirl
        { .init_pci = ac97_init }
357 ad96090a Blue Swirl
    },
358 ad96090a Blue Swirl
#endif
359 ad96090a Blue Swirl
360 ad96090a Blue Swirl
#ifdef CONFIG_ES1370
361 ad96090a Blue Swirl
    {
362 ad96090a Blue Swirl
        "es1370",
363 ad96090a Blue Swirl
        "ENSONIQ AudioPCI ES1370",
364 ad96090a Blue Swirl
        0,
365 ad96090a Blue Swirl
        0,
366 ad96090a Blue Swirl
        { .init_pci = es1370_init }
367 ad96090a Blue Swirl
    },
368 ad96090a Blue Swirl
#endif
369 ad96090a Blue Swirl
370 ad96090a Blue Swirl
#endif /* HAS_AUDIO_CHOICE */
371 ad96090a Blue Swirl
372 ad96090a Blue Swirl
    { NULL, NULL, 0, 0, { NULL } }
373 ad96090a Blue Swirl
};
374 ad96090a Blue Swirl
375 ad96090a Blue Swirl
void select_soundhw(const char *optarg)
376 ad96090a Blue Swirl
{
377 ad96090a Blue Swirl
    struct soundhw *c;
378 ad96090a Blue Swirl
379 ad96090a Blue Swirl
    if (*optarg == '?') {
380 ad96090a Blue Swirl
    show_valid_cards:
381 ad96090a Blue Swirl
382 ad96090a Blue Swirl
        printf("Valid sound card names (comma separated):\n");
383 ad96090a Blue Swirl
        for (c = soundhw; c->name; ++c) {
384 ad96090a Blue Swirl
            printf ("%-11s %s\n", c->name, c->descr);
385 ad96090a Blue Swirl
        }
386 ad96090a Blue Swirl
        printf("\n-soundhw all will enable all of the above\n");
387 ad96090a Blue Swirl
        exit(*optarg != '?');
388 ad96090a Blue Swirl
    }
389 ad96090a Blue Swirl
    else {
390 ad96090a Blue Swirl
        size_t l;
391 ad96090a Blue Swirl
        const char *p;
392 ad96090a Blue Swirl
        char *e;
393 ad96090a Blue Swirl
        int bad_card = 0;
394 ad96090a Blue Swirl
395 ad96090a Blue Swirl
        if (!strcmp(optarg, "all")) {
396 ad96090a Blue Swirl
            for (c = soundhw; c->name; ++c) {
397 ad96090a Blue Swirl
                c->enabled = 1;
398 ad96090a Blue Swirl
            }
399 ad96090a Blue Swirl
            return;
400 ad96090a Blue Swirl
        }
401 ad96090a Blue Swirl
402 ad96090a Blue Swirl
        p = optarg;
403 ad96090a Blue Swirl
        while (*p) {
404 ad96090a Blue Swirl
            e = strchr(p, ',');
405 ad96090a Blue Swirl
            l = !e ? strlen(p) : (size_t) (e - p);
406 ad96090a Blue Swirl
407 ad96090a Blue Swirl
            for (c = soundhw; c->name; ++c) {
408 ad96090a Blue Swirl
                if (!strncmp(c->name, p, l) && !c->name[l]) {
409 ad96090a Blue Swirl
                    c->enabled = 1;
410 ad96090a Blue Swirl
                    break;
411 ad96090a Blue Swirl
                }
412 ad96090a Blue Swirl
            }
413 ad96090a Blue Swirl
414 ad96090a Blue Swirl
            if (!c->name) {
415 ad96090a Blue Swirl
                if (l > 80) {
416 ad96090a Blue Swirl
                    fprintf(stderr,
417 ad96090a Blue Swirl
                            "Unknown sound card name (too big to show)\n");
418 ad96090a Blue Swirl
                }
419 ad96090a Blue Swirl
                else {
420 ad96090a Blue Swirl
                    fprintf(stderr, "Unknown sound card name `%.*s'\n",
421 ad96090a Blue Swirl
                            (int) l, p);
422 ad96090a Blue Swirl
                }
423 ad96090a Blue Swirl
                bad_card = 1;
424 ad96090a Blue Swirl
            }
425 ad96090a Blue Swirl
            p += l + (e != NULL);
426 ad96090a Blue Swirl
        }
427 ad96090a Blue Swirl
428 ad96090a Blue Swirl
        if (bad_card) {
429 ad96090a Blue Swirl
            goto show_valid_cards;
430 ad96090a Blue Swirl
        }
431 ad96090a Blue Swirl
    }
432 ad96090a Blue Swirl
}
433 ad96090a Blue Swirl
#else
434 ad96090a Blue Swirl
void select_soundhw(const char *optarg)
435 ad96090a Blue Swirl
{
436 ad96090a Blue Swirl
}
437 ad96090a Blue Swirl
#endif
438 ad96090a Blue Swirl
439 ad96090a Blue Swirl
int qemu_uuid_parse(const char *str, uint8_t *uuid)
440 ad96090a Blue Swirl
{
441 ad96090a Blue Swirl
    int ret;
442 ad96090a Blue Swirl
443 ad96090a Blue Swirl
    if (strlen(str) != 36) {
444 ad96090a Blue Swirl
        return -1;
445 ad96090a Blue Swirl
    }
446 ad96090a Blue Swirl
447 ad96090a Blue Swirl
    ret = sscanf(str, UUID_FMT, &uuid[0], &uuid[1], &uuid[2], &uuid[3],
448 ad96090a Blue Swirl
                 &uuid[4], &uuid[5], &uuid[6], &uuid[7], &uuid[8], &uuid[9],
449 ad96090a Blue Swirl
                 &uuid[10], &uuid[11], &uuid[12], &uuid[13], &uuid[14],
450 ad96090a Blue Swirl
                 &uuid[15]);
451 ad96090a Blue Swirl
452 ad96090a Blue Swirl
    if (ret != 16) {
453 ad96090a Blue Swirl
        return -1;
454 ad96090a Blue Swirl
    }
455 ad96090a Blue Swirl
#ifdef TARGET_I386
456 ad96090a Blue Swirl
    smbios_add_field(1, offsetof(struct smbios_type_1, uuid), 16, uuid);
457 ad96090a Blue Swirl
#endif
458 ad96090a Blue Swirl
    return 0;
459 ad96090a Blue Swirl
}
460 ad96090a Blue Swirl
461 ad96090a Blue Swirl
void do_acpitable_option(const char *optarg)
462 ad96090a Blue Swirl
{
463 ad96090a Blue Swirl
#ifdef TARGET_I386
464 ad96090a Blue Swirl
    if (acpi_table_add(optarg) < 0) {
465 ad96090a Blue Swirl
        fprintf(stderr, "Wrong acpi table provided\n");
466 ad96090a Blue Swirl
        exit(1);
467 ad96090a Blue Swirl
    }
468 ad96090a Blue Swirl
#endif
469 ad96090a Blue Swirl
}
470 ad96090a Blue Swirl
471 ad96090a Blue Swirl
void do_smbios_option(const char *optarg)
472 ad96090a Blue Swirl
{
473 ad96090a Blue Swirl
#ifdef TARGET_I386
474 ad96090a Blue Swirl
    if (smbios_entry_add(optarg) < 0) {
475 ad96090a Blue Swirl
        fprintf(stderr, "Wrong smbios provided\n");
476 ad96090a Blue Swirl
        exit(1);
477 ad96090a Blue Swirl
    }
478 ad96090a Blue Swirl
#endif
479 ad96090a Blue Swirl
}
480 ad96090a Blue Swirl
481 ad96090a Blue Swirl
void cpudef_init(void)
482 ad96090a Blue Swirl
{
483 ad96090a Blue Swirl
#if defined(cpudef_setup)
484 ad96090a Blue Swirl
    cpudef_setup(); /* parse cpu definitions in target config file */
485 ad96090a Blue Swirl
#endif
486 ad96090a Blue Swirl
}
487 ad96090a Blue Swirl
488 ad96090a Blue Swirl
int audio_available(void)
489 ad96090a Blue Swirl
{
490 ad96090a Blue Swirl
#ifdef HAS_AUDIO
491 ad96090a Blue Swirl
    return 1;
492 ad96090a Blue Swirl
#else
493 ad96090a Blue Swirl
    return 0;
494 ad96090a Blue Swirl
#endif
495 ad96090a Blue Swirl
}
496 ad96090a Blue Swirl
497 ad96090a Blue Swirl
int kvm_available(void)
498 ad96090a Blue Swirl
{
499 ad96090a Blue Swirl
#ifdef CONFIG_KVM
500 ad96090a Blue Swirl
    return 1;
501 ad96090a Blue Swirl
#else
502 ad96090a Blue Swirl
    return 0;
503 ad96090a Blue Swirl
#endif
504 ad96090a Blue Swirl
}
505 ad96090a Blue Swirl
506 ad96090a Blue Swirl
int xen_available(void)
507 ad96090a Blue Swirl
{
508 ad96090a Blue Swirl
#ifdef CONFIG_XEN
509 ad96090a Blue Swirl
    return 1;
510 ad96090a Blue Swirl
#else
511 ad96090a Blue Swirl
    return 0;
512 ad96090a Blue Swirl
#endif
513 ad96090a Blue Swirl
}